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Summary
This work is aimed to provide analysis tools and criteria which can be employed
in the design of analog integrated circuits robust to Electromagnetic Interference
(EMI). To this purpose, the nonlinear effects which are induced by EMI in the
operation of analog circuits are investigated and related to design parameters and
parasitic elements.
In particular, the effects of Radio-Frequency interference (RFI) which is super-
imposed onto the input voltages and/or onto the power supply rails of opamp-based
analog circuits are considered. To this purpose, a two-input Volterra series model,
which is suitable to the prediction of distortion induced by RFI superimposed onto
the input terminals of opamp-based circuit, and a three-input Volterra series model,
which is suitable to the prediction of the effects of RFI superimposed both onto the
opamp input voltages and onto the power supply rails, are proposed. Furthermore,
a numerical large-signal model which has been proposed in the literature by Fiori is
extended in order to provide closed-form prediction of the RFI-induced phenomena
in opamp circuits under large-signal EMI excitation.
On the basis of these analysis tools, the relation between opamp configuration,
opamp parameters, parasitic elements and susceptibility to EMI is highlighted and
the main issues in the design of opamp circuits robust to EMI are discussed. More-
over, an opamp input stage which is intrinsically robust to EMI is presented and its
operation principle is discussed on the basis of the models of RFI-induced distortion
phenomena in opamp circuits which have been proposed.
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Chapter 1
Introduction
The most recent achievements of silicon CMOS technology in terms of geometri-
cal scaling and versatility have paved the way to the low cost integration of high
performance electronic systems on a single chip (System on a Chip, SoC) and have
brought about new challenges in present day microelectronic design.
The fully integration on a single chip of complex systems which include digital,
analog, power and RF sections, however, requires a completely new approach in
integrated circuit (IC) design [1, 2, 3, 4]. In fact, while traditional IC design is
mainly addressed to the optimization in terms of performance of each single function,
SoC design should be firstly aware of the overall system integration and of the
final application environment. To this purpose, new requirements and new design
tradeoffs arise.
The aspects related to chip-level Electromagnetic Compatibility (EMC) [5], i.e.
with the adverse effects which may be induced by the unintentional generation,
propagation and reception of electromagnetic energy within an integrated circuit,
deserve a special attention in complex SoC design. These aspects cover both the
adverse effects which are induced in IC operation by electromagnetic energy collected
from the external environment (inter-EMC, susceptibility), the adverse effects which
may by induced in the external environment by IC operation (inter-EMC, emission)
and the adverse effects which are induced by IC operation in different sections within
the same IC (intra-EMC).
The susceptibility of IC cells to Radio-Frequency Interference (RFI), in partic-
ular, has proven to be among the major threats to SoC reliable operation in both
intra-EMC and inter-EMC aspects. In fact, with reference to the typical SoC con-
figuration shown in Fig.1.1, it can be observed that potential sources of interference
as high-frequency synchronous digital circuits, RF power amplifiers and switching
power supplies are located very close to susceptible circuitry and RF disturbances
can easily couple with nominal signal paths through on-chip metal interconnections,
I/O pads or via the silicon substrate.
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Furthermore, due to the widespread diffusion of wireless integrated systems,
which is fostered by the availability of low cost RF systems on silicon, the level of
environmental electromagnetic pollution is always increasing. As a consequence, an
always increasing level of Electromagnetic Interference (EMI) is collected by wiring
structures (cables, PCB traces, bondwires, etc...) in electronic systems from the
outside environment and it is translated into RF voltages and currents superimposed
onto SoC nominal signals. For instance, an RF incident field with a frequency of
900MHz and a peak amplitude of 10V/m, which is a common value in the proximity
of a cell phone antenna, can induce on a PCB trace of 10cm, which acts as an
electrical dipole, an RF voltage as high as 1Vpk.
Finally, the threats related to the susceptibility to RFI become more and more
severe in low voltage design. In fact, the reduction of IC power supply voltages which
is imposed by geometrical scaling and by low power constraints makes the amplitude
of RF interference very often comparable with the amplitude of ICs nominal signals
or even larger, thus strongly reducing the Signal-to-Noise Ratio (SNR) within a chip.
In conclusion, in order to be suitable to present day SoC challenges, an IC must
be designed to operate properly even in the presence of RF interference with a
magnitude comparable with nominal signals. In this work, the fulfilment of this
requirement with reference to analog ICs, which should provide accurate continuous
time, continuous amplitude waveforms, is addressed.
1.1 RFI in Analog Integrated Circuits
Analog integrated circuits, in which the information is carried by continuous time,
continuous amplitude voltage or current waveforms, have proven to be very suscep-
tible to RFI. In fact, the RF disturbances which are superimposed onto nominal
voltages and currents of an analog circuit are demodulated by the nonlinear char-
acteristics of the active devices (MOS and BJT transistors) which are included in
it, the demodulated RFI is added to the nominal output waveforms and their origi-
nal information content is corrupted [6, 7, 8]. Demodulation of RFI is particularly
hazardous because it converts out-of-band high frequency interference into in-band
low frequency interference, which cannot be separated from nominal signals through
linear filtering. In particular, in the presence of continuous wave (CW) RFI, the
output voltage of analog circuits is affected by a DC offset.
In standard analog circuits, the amount of in-band error which is due to the
demodulation of out-of-band RFI is very often much higher than the nominal level
of accuracy of these circuits. With reference to the widely employed CMOS Miller
Opamp circuit connected in the voltage follower configuration shown in Fig.1.2,
which operates from a 5V power supply, the amount of the measured RFI-induced
DC offset voltage shift is plotted in Fig.1.3 versus the peak amplitude of CW RFI
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superimposed onto the input voltage for different RFI frequencies. It can be observed
that the RFI-induced offset voltage is comparable with the peak amplitude of CW
RFI, therefore, even for relatively small levels of RFI (e.g. 10mVpk), the RFI-induced
offset voltage is higher than the typical offset voltage due to transistor mismatch
which is usually below 1mV for this circuit topology.
In Fig.1.4 the schematic of a Kujik bandgap voltage reference, which operates
from a 5V power supply, is presented. This circuit, that is another widely em-
ployed analog building block, is designed to provide a very accurate temperature-
independent voltage reference of about 1.2V. The required accuracy of the reference
voltage over temperature is very often better than 1mV of residual thermal drift in a
temperature range between −40◦C and +120◦C, i.e. few part per million per degree.
In Fig.1.5 it can be observed how RFI can severely impair the performance of this
circuit. In particular, it can be observed that CW RFI with a frequency of 300MHz
and with a peak amplitude of about 10mV superimposed onto the power supply
voltage of this circuit is sufficient to induce an error in the output voltage that is
significatively higher than the required accuracy over temperature. Furthermore, it
can be observed that a CW RFI with a peak amplitude of about 300mV is enough
to induce a complete failure in the bandgap voltage reference operation.
The above examples show that analog integrated circuits can be particularly
susceptible to RFI and their performance in terms of accuracy can be completely
impaired by RFI with a relatively small peak amplitude. Because of the higher and
higher degree of interdependence in complex integrated systems, a failure in analog
circuit operations can induce an overall system failure which may be destructive. It
follows that conventional analog cells are not suitable to present day SoC design and
the analog IC design flow should be properly revised in order to achieve immunity
to RFI.
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Figure 1.4. Kujik bandgap voltage reference.
Figure 1.5. Kujik bandgap voltage reference susceptibility to EMI.
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1.2 RFI Aspects in Analog IC Design Flow
The susceptibility to RFI is not considered in a standard analog IC design flow.
According to a standard design flow (Fig. 1.6a), in fact, an IC is first designed and
simulated to achieve a target performance, then it is laid out in order to reduce the
occupancy of silicon area and finally it is diffused on silicon. The aspects which are
related to the susceptibility to RFI are only considered when the chip or, more often,
the overall system in which it operates, fails either in EMI susceptibility compliance
tests or in the field. At this point, the problem could only be addressed adding
expensive external and/or on-chip shielding and filtering structures which may also
adversely affect system performance.
In the last years, EMI immunity aspects have been taken into account earlier in
the design flow by post-layout computer simulations which may predict the suscep-
tibility to EMI of a chip before it is actually integrated on silicon (Fig. 1.6b). To
this purpose, RFI-oriented models of nonlinear active devices [6, 7, 8], analog circuit
macromodels [9, 10, 11, 12, 13, 14, 15, 16, 17, 18] and parasitic extraction tools [19]
have been proposed in the literature and implemented in the last years.
These computer-aided techniques let to modify an analog IC design in the first
stages in order to enhance its immunity to EMI, nonetheless, they do not provide any
tool to design integrated circuits immune to EMI as they only provide information
on the susceptibility of a particular design and do not give insight on the origin of
the susceptibility to EMI which could be translated into design criteria to enhance
the immunity of an analog IC.
In order to face the problems related to the susceptibility to EMI of analog cir-
cuits in an effective way, a new, EMI-susceptibility aware design flow is required
(Fig. 1.6c). To this purpose, in particular, it is essential to know how the sus-
ceptibility to EMI is related to design parameters and parasitics. On the basis of
this information, it is possible to take into account the immunity to EMI as an IC
specification which can be traded off with other system requirements in the early
stage of design.
An EMI-aware analog IC design requires some analysis and design tools: to this
purpose, in particular, the behavior of analog integrated circuits in the presence
of RF interference should be predicted by an analytical model, which relates in a
simple way the susceptibility to RFI to design parameters and parasitic elements.
The insight in the operation of analog IC in the presence of RFI which can be
gained from such a model, in fact, can be exploited in order to derive design criteria
to improve the immunity to RFI of standard analog cells and to design new high-
immunity building blocks for specific analog functionalities.
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This work is aimed to provide some of the tools which are required in the design
of analog integrated circuits robust to EMI. In Chapter II, in particular, the aspects
related to the nonlinear effects of RFI in analog ICs are generally considered and
the main techniques which are employed in the analysis of nonlinear electronic cir-
cuits and systems are shortly revised in order to highlight the advantages and the
drawbacks of these techniques in the investigation of the effects of EMI in analog
circuits.
In Chapter III the analytical modelling of the susceptibility to EMI of operational
amplifiers is dealt with. In particular, two Volterra series analytical models which
are suitable to predict the behavior of integrated opamp circuits in the presence
of RFI superimposed onto nominal signals and/or onto the power supply voltages
are proposed and these models are validated by experimental tests. Furthermore,
the numerical model which has been proposed by Fiori in [20] for the prediction
of the RFI-induced offset voltage in opamp circuits under large-signal excitation is
extended. In particular, a closed-form expression of the RFI-induced offset volt-
age is derived and the dependence on RFI frequency of the RFI-induced offset is
highlighted.
In Chapter IV, the analytical tools which have been proposed are employed in
order to derive design criteria to enhance the immunity to EMI of opamp circuits.
To this purpose, the influence of the feedback configuration in the susceptibility to
EMI of opamp circuits is discussed, the dependence of the intrinsic susceptibility to
EMI of IC opamps on design parameters and parasitic elements is highlighted and
the design tradeoffs which should be considered in order to enhance the immunity
to EMI are discussed. Furthermore, in Chapter IV a new opamp topology which
has been designed to achieve a high immunity to EMI is presented and its operation
principle is discussed. Moreover, the extension of the high immunity design criteria,
which have been proposed, to analog circuits and subsystems is considered.
Finally, in Chapter V, the main results which have been obtained in this research
are summarized, the topics which deserve further investigations are focused and some
concluding remarks are drawn.
9
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Chapter 2
Nonlinear Effects of RFI in Analog
Integrated Circuits
A good insight in the mechanisms, which are responsible of the EMI-induced failures
in analog ICs, and the availability of analysis tools, which could effectively and
efficiently predict the behavior of analog ICs in the presence of EMI, are key issues
in EMI-aware analog circuit design.
The main task of EMI-aware analog circuit analysis, in particular, is to highlight
how out-of-band interference affects the in-band operation of analog integrated cir-
cuits. To this purpose, it should be observed that linear time invariant (LTI) systems
cannot transfer the power of their input signals from one region of the spectrum to
another as, in the most general case, any output of a linear system is given by a
complex, frequency-dependent, linear combination of the input signals. As a con-
sequence, the adverse effects which are induced by RFI in analog IC operation are
necessarily related to high-frequency nonlinear phenomena therefore, RFI-oriented
analog circuit modelling requires a proper modelling of nonlinear phenomena.
This Chapter is aimed to provide the basic concepts of nonlinear circuit theory
and the fundamental insight in nonlinear circuit analysis techniques which are suit-
able to the investigation of the nonlinear effects of RFI in analog integrated circuits.
In particular, the potential advantages and limitations of each nonlinear analysis
technique with reference to the above mentioned investigations will be highlighted.
The general concepts and results which are presented in this Chapter are derived
from [21, 22, 23], where a comprehensive presentation of nonlinear circuit theory and
analysis can be found.
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2.1 Susceptibility to RFI and Harmonic Distortion
The phenomena which are responsible of the susceptibility to RFI of analog circuits
are strictly related to harmonic distortion, i.e. with the parasitic nonlinear effects
that occur in electronic circuits which are designed to be linear. The term harmonic
distortion refers to the effect of nonlinearity in the frequency-domain analysis of
dynamical systems: while in non-autonomous LTI systems the harmonic content
of input signals is conserved (i.e., the spectrum of any output signal includes the
same harmonic components included in the input signals and the LTI system only
affects the amplitude and phase of each spectral component), nonlinear systems may
generate spectral components which are not included in the input signals.
In particular the term harmonic distortion refers to the generation of distortion
terms at frequencies which are expressed by an integer linear combination of the
frequencies of input signals, i.e., if the input signals include harmonic components
with frequencies ω1,ω2, . . . ,ωi, an output signal may include, in the most general
case, spectral components at any frequency
ω = k1ω1 + k2ω2 + . . .+ kiωi,
where k1, . . . ,ki ∈ Z. Spectral components in which there is only one nonzero ki
coefficient are referred to as harmonics of the input signals, while spectral com-
ponents in which there are two or more nonzero ki coefficients are referred to as
intermodulation products.
Nonlinear systems whose operation can be completely described in terms of har-
monic distortion are referred to as weakly nonlinear systems, while the remaining
nonlinear systems are referred to as strongly nonlinear systems. Strongly nonlinear
systems, in particular, may show nonlinear phenomena as sub-harmonic generation,
sensible dependence on initial conditions, multiple steady-state behavior and chaotic
behavior [22]. In these systems, the output spectrum may include sub-harmonics
(i.e. harmonics of fractional order) of the input signals or can be apparently not
related to the input signal spectrum at all.
The nonlinear effects which are induced by RFI in analog integrated circuits can
be usually considered as a perturbation from the nominal linear circuit operation,
therefore they are conveniently described in terms of harmonic distortion. For this
reason, harmonic distortion in weakly nonlinear systems will be considered hereafter.
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2.1.1 Classification and Effects of Harmonic Distortion
Harmonic distortion in systems which are designed to be linear is usually described
in terms of the power series expansion of the static nonlinear characteristics which
induce distortion:
f(x) = y0 + α1x+ α2x
2 + α3x
3 + . . . . (2.1)
With reference to this expansion, y0 describes the output of the system if no input
signal is applied (bias point term), the term α1x describes the nominal linear opera-
tion of the system (linear term or small-signal term) while the terms αmxm (m > 1)
are referred to as m-th order distortion terms.
From (2.1), the generation of even-order or odd-order distortion terms can be
directly related to the nonlinear characteristics and/or to the structure of a nonlinear
system. In particular, it should be observed that a nonlinear characteristic which is
an even function in the input signal, i.e.
f(x) = f(−x) ∀x,
may only generate even-order distortion terms, while a nonlinear characteristics
which is an odd function of the input signals,
f(−x) = −f(x) ∀x
may only generate odd-order distortion. In particular, from the last condition, it
can be derived that the output signal of fully balanced systems, i.e. systems whose
output signal can be expressed as the difference between two identical functions of
the input signal and its complement, i.e.
f(x) = g(x)− g(−x),
where g(x) is an arbitrary nonlinear function, do not generate even-order distortion
as, in this special case f(x) is an odd function.
Furthermore, the concept of order of distortion is particularly expressive in the
frequency domain analysis of weakly nonlinear system because it is closely related
to the generation of harmonic content. In particular, it can be shown that if the in-
put signals include harmonic components with frequencies ω1,ω2, . . . ,ωi, m-th order
(m > 2) distortion generates spectral components with angular frequency
ω = k1ω1 + k2ω2 + . . .+ kiωi,
with k1, . . . ,ki ∈ Z and
+∞∑
i=0
|ki| = m. (2.2)
13
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Moreover, the distinction between even-order and odd-order order distortion
terms is particularly meaningful because these two kinds of distortion affect the
operation of electronic circuits in different ways and, depending on the application,
the effect of odd or even distortion can be either particularly harmful or negligible. It
is well known in the literature [21], for instance, that odd order and especially third
order distortion is particularly harmful in wide-band RF amplifiers, as this kind of
distortion can mix the power of adjacent channels, while even-order distortion is a
minor threat as it does not interfere with the operation of an RF amplifier in its
nominal signal bandwidth.
On the basis of the above considerations, it is significative to highlight the dif-
ferent effects of even-order and odd-order distortion in the operation of baseband
analog integrated circuits in the presence of RFI. To this purpose, the result of
second-order and third-order distortion on a two-tone signal, which shows an in-
band signal component with frequency ωs and an out-of-band CW RFI component
at frequency ωRFI is compared.
In this case, according with (2.2), second-order nonlinearity generates distortion
terms at the following frequencies
ωRFI − ωRFI = 0,
ωs − ωs = 0,
2ωs,
2ωRFI,
ωRFI − ωs,
ωRFI + ωs,
while third-order nonlinearity generates terms with frequency
ωs + ωRFI − ωRFI = ωs,
ωRFI + ωs − ωs = ωRFI,
ωRFI + 2ωs,
ωRFI − 2ωs,
3ωRFI,
3ωs.
In particular, it can be observed that third order nonlinearity generates in-band
contributions at frequency 3ωs and ωs. The first term is related to the distortion of
the in-band signal and it is not related to RFI, while the second term affects the linear
in-band amplification and may induce either compression or expansion phenomena
[21], i.e. a decrease or an increase in the nominal amplification (attenuation) of
the baseband signal, which depends on the amplitude of RFI. This phenomenon is
14
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not considered a major threat in baseband electronic circuit operation, because the
RFI-induced fluctuations are usually very small if compared to the nominal value
of nominal amplification (attenuation) parameters. Furthermore, electronic circuits
are usually designed in order to be insensitive to the absolute values of amplification
parameters of nonlinear devices.
Second-order nonlinearity, instead, generates an in-band distortion term with
frequency 2ωs and a DC term ωs − ωs = 0, which are not related to RFI, and a
DC term (ωRFI − ωRFI = 0), which depends on the presence of RFI. Most of the
unwanted phenomena that are induced by RFI in analog circuits are related to this
last term. An example of the effects of second order distortion is the RFI-offset
voltage generation, which has been previously described with reference to Fig.1.3
and Fig.1.5. The same kind of distortion is also responsible of the demodulation of
modulated RFI in analog integrated circuits.
The results which have been derived for second-order and third-order distortion
can be generalized to even-order and odd-order distortion and let to conclude that in-
band operation of analog circuits is affected by out-of-band RF interference mainly
because of the effects of even-order distortion. As a consequence, the analysis of the
effects of RFI on analog ICs operation should be mainly focused on high-frequency
even-order nonlinear effects. This consideration, in particular, will be exploited in
the following Chapter in the derivation of simplified nonlinear circuit models which
are customized to RFI susceptibility investigations.
15
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2.2 Nonlinear Circuit Analysis
In the previous Section a qualitative description on the nature of the nonlinear
phenomena which should be considered in the analysis of the susceptibility to EMI
of analog ICs has been presented. In this Section, a review of the nonlinear circuit
analysis techniques which can be employed to this purpose is provided and the
advantages and limitations of each single technique are highlighted.
A nonlinear circuit analysis technique is any computer-aided or pen-and-paper
technique which can express any electrical quantity y (voltage or current) of an elec-
tric network in terms of the values of its external excitations e and of the constitutive
relations of the devices which are included in it.
From circuit theory, in particular, in any non-degenerated lumped parameter
electric network, any electrical quantity (voltage or current) can be expressed as
y(t) = G(x(t),e(t)) (2.3)
where x(t) is the state vector which include capacitor voltages and inductor cur-
rents, e(t) is the source vector which includes the voltage and current waveforms of
independent voltage/current sources and G : Rn → R is a generic function. Fur-
thermore, the state vector x(t) satisfies a system of nonlinear ordinary differential
equations (ODEs):
x˙(t) = F(x(t),e(t)) (2.4)
where F : Rn → Rm is a generic vector function. Therefore, any output of an
electric circuit can be obtained from (2.3)on the basis of the source vector e(t) and
of the initial state vector x(0).
The different approaches in nonlinear circuit analysis differ on the techniques
which are employed in the solution of the nonlinear ODE (2.4). These techniques
can be classified into time-domain and frequency domain or steady-state techniques
and will be shortly presented in the following.
2.2.1 Time-Domain Nonlinear Analysis Techniques
Time-domain nonlinear analysis techniques are based on the solution of (2.4) and
(2.3) in the time domain. As there is no general expression for the solution of (2.4)
when F is a nonlinear function, such analysis can be performed either numerically
by the discretization of (2.4) or by the piecewise linear approximation of F. Both
these techniques will be described in the following.
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Transient Simulation
The most common approach in time-domain circuit analysis, which is employed
in SPICE-like circuit simulation programs for transient analysis, is the numerical
solution of the ODE (2.4) through time discretization. In particular, N time samples
of the state and input variables are considered and the differential system (2.4) is
transformed into a nonlinear algebraic system
Fˆi(x(T0), . . . ,x(TN),e(T0), . . . ,e(TN)) = 0 i = 1, . . . ,N (2.5)
by approximating derivatives with finite increments. The resulting algebraic non-
linear system, whose unknowns are the time samples x(T0), . . . ,x(TN) of the state
vector, is then solved by an iterative method (typically the Newton-Raphson method
or its variants [24] ).
Different ODE integration methods differ from the techniques which are em-
ployed in the sampling (fixed or variable step), in the discretization of the derivatives
(one-step or multi-step methods, implicit or explicit methods) and in the iterative
scheme which is employed to solve the nonlinear algebraic system. More details on
the particular implementations can be found in [23, 24]. The choice of a particular
numerical technique is related to the nonlinear circuit under consideration in order to
achieve the best trade-off in terms of accuracy and efficiency. Most high-end circuit
simulators provide a wide choice of integration algorithms which can be customized
to the circuit under analysis [25, 26].
Time-domain transient simulation, if accurate models for active devices are avail-
able and if the values of the parasitic elements are properly extracted by post-layout
back-annotation, provides probably the most accurate prediction of the dynamic be-
havior of any electronic circuit under any excitation and, in particular, it is suitable
to analyze the effects of RFI on analog IC operation.
Nonetheless, this method is not efficient for RFI susceptibility analysis. In fact,
when the effects of RF signals on baseband circuits are investigated, the largest
sampling step in (2.5) should be much smaller than the frequency of RF signals (for
a good accuracy, at least ten samples per period are required), while the overall
simulation time should be much longer than the slowest time constant in the circuit,
in order to reach the steady-state condition. For instance, if the effects of a 1GHz
CW RF interference on a low frequency amplifier with a nominal bandwidth of
10kHz is investigated, a simulation step of less than 100ps and a simulation time of
more than 500µs are required, as a consequence, more than five million samples are
necessary and the simulation time can consequently be very long.
Furthermore, time-domain computer simulations do not provide a deep insight
in the mechanisms which induce failures in analog IC operation: in particular, they
do not relate the failures to particular circuit blocks nor they relate them to spe-
cific design parameters and parasitics. Therefore, time-domain computer simulation
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cannot be employed as a primary tool in the design of analog ICs immune to EMI,
although they can are valuable both for the validation of simpler models and for
post-design EMI immunity test on analog sub-systems.
Piecewise Linear Approximation
An approximated solution of circuit equations (2.3) and (2.4) can be obtained in
the time domain by piecewise linear approximation of function F in (2.4).
Employing this approach, the nonlinear system (2.4), can be written in the form
x˙(t) = A1x(t) +B1e(t) for x(t),e(t) ∈ S1 (2.6)
x˙(t) = A2x(t) +B2e(t) for x(t),e(t) ∈ S2
. . .
x˙(t) = ANx(t) +BNe(t) for x(t),e(t) ∈ SN
where S1 . . . SN ∈ Rm is a partition of Rm. In each region of the state and input
space the system is described by an unique set of linear differential equations. The
linear ODE corresponding to the region which includes the initial condition point
x(0),e(0) is firstly solved, then, if the solution reaches the border of the definition
region, the linear ODE which describes the circuit in this region is solved with the
border point as initial condition. This procedure is repeated until the analysis time
is elapsed and/or a steady-state (limit cycle) solution is obtained.
Although piecewise linear approximation techniques provide closed-form analyt-
ical expressions of the output signals of nonlinear circuits, these techniques are not
particularly suitable to the analysis of the effects of EMI in analog circuits. In fact,
the nonlinear characteristics of physical electronic devices employed in analog cir-
cuits are usually smooth in their nominal region of operation therefore an accurate
piecewise linear approximation would require a very fine partition, which makes the
analysis of these circuits impractical. Furthermore, it is rather difficult to extract
analytically from the piecewise-defined output waveforms which are obtained by
this technique the parameters which are employed to quantify the effects of EMI
in analog circuits (i.e. offset voltage, intermodulation products, etc...) and conse-
quently, the relation between EMI susceptibility and circuit parameters which could
be obtained would be rather involved for design purposes.
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2.2.2 Frequency-Domain Steady-State Techniques
Frequency-domain analysis of analog circuits is very often much more expressive
than the analysis of time-domain output waveforms. Frequency-domain analysis, in
fact, is the natural tool for linear circuit analysis and highlights the most important
features of electrical signals and systems. This consideration is valid, in particular,
for the analysis of the effects of EMI. The concept of the influence of out-of-band
disturbances in in-band circuit operation, for instance, refers to frequency domain
analysis. For this reason, the techniques which provide results on the distortion of
analog circuits directly in the frequency domain are particularly attractive.
Frequency-domain steady-state techniques are based on the assumption that
both the input signals and the steady state output signals are periodic with the
same fundamental frequency ω0 and they can be conveniently described in terms of
Fourier series expansion
x(t) =
+∞∑
n=−∞
Xne
jnω0t (2.7)
y(t) =
+∞∑
n=−∞
Yne
jnω0t. (2.8)
This assumption makes these methods suitable to the analysis of harmonic distor-
tion in weakly nonlinear systems while they may not be suitable to describe stronger
nonlinear phenomena like chaos, in which non-periodic steady state behavior can be
observed.
Rather than on the time-domain solution of the ODE (2.4), frequency domain
methods are aimed to express the Fourier coefficients of the output signals Yn in
terms of the coefficients of the input signals Xn in an algebraic form. To this
purpose, different techniques have been proposed in the literature, which can be
suitable either for pen-and-paper or computer-aided analysis.
In the following, the Harmonic Balance, Volterra series and Describing Function
methods are briefly discussed and, in particular, their suitability in RFI susceptibil-
ity design-oriented analysis is discussed.
19
2 – Nonlinear Effects of RFI in Analog Integrated Circuits
Harmonic Balance
Harmonic Balance technique is a widely employed frequency domain analysis tech-
nique for computer-aided circuit simulation. According to Harmonic Balance tech-
nique, both the state vector x(t) and the excitation vectors e(t) are expanded in a
truncated Fourier series where the first N harmonics of the fundamental frequency
ω0 are considered
x(t) =
+N∑
n=−N
Xne
jnω0t (2.9)
e(t) =
+N∑
n=−N
Ene
jnω0t. (2.10)
The above expressions of e(t) and x(t) are substituted in (2.4), which becomes
+N∑
n=−N
jnω0Xne
jnω0t − F
(
+N∑
n=−N
Xne
jnω0t,
+N∑
n=−N
Ene
jnω0t
)
= 0 (2.11)
Thanks to the Fourier representation, the derivative of the state vector is computed
analytically and the ODE system (2.4) reduces to an algebraic relation between time
domain waveform (2.11), where the unknowns are the Fourier series coefficients Xn.
Harmonic balance technique is aimed to find out a set X of coefficients Xn in
terms of the set E of coefficients En which satisfy, i.e. "balance", Eqn. (2.11). In
general, as the solution is not exactly represented by its truncated Fourier series
representation, it is not possible to find out a set of coefficients which satisfy (2.11)
exactly. Nonetheless, it is possible to find out the set of coefficients which provide
the best truncated Fourier series approximation of the solution. To this purpose, as
Eqn. (2.11) is in the form
F˜(X,E,t) = 0 (2.12)
and F˜ is periodic in time with fundamental frequency ω0, it can be expanded in
Fourier series as
F˜(X,E,t) =
+∞∑
n=−∞
F˜n(X,E)e
jnω0t. (2.13)
Therefore, Eqn.(2.12) can be expressed in terms of the Fourier coefficients of F˜ as
F˜n(X,E) = 0 n = 0,1, . . . ,+∞ (2.14)
which is an infinite set of complex nonlinear algebraic equations in X and E. Solving
the first N + 1 equations
F˜n(X,E) = 0 n = 0,1, . . . ,N (2.15)
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it is possible to obtain the N +1 unknown Fourier coefficients X of the state vector.
The solution of this nonlinear algebraic system can be efficiently found by ad hoc
numerical techniques. The details on the numerical implementation of this technique
can be found in [23].
Harmonic Balance technique, which is well known in microwave circuit analysis,
can be employed in EMI susceptibility analysis as a valid alternative to time-domain
computer simulations [27]. Such a technique, in fact, if the number N of frequencies
in the truncated Fourier expansion is sufficiently high, shows almost the same accu-
racy of time-domain transient simulation with a substantial improvement in terms
of computational efficiency. In particular, the computational overhead of transient
simulations in the analysis of circuits with very slow time constants excited by RF
signals is completely avoided.
Nonetheless, Harmonic Balance is a computer simulation oriented technique like
transient simulation, therefore it does not give insight in the nonlinear mechanisms
which induce distortion in analog ICs nor relates RFI-induced failures to design
parameters and parasitic elements. For this reason, Harmonic Balance may replace
time-domain simulation in post-design EMI susceptibility investigations and in the
validation of simpler analytical models but it cannot be directly employed in the
design of analog ICs robust to EMI.
Volterra Series
Volterra series method is a powerful tool in the analysis of weakly nonlinear systems.
This method, which was formulated by the Italian mathematician Vito Volterra in
[28] in the XIX century, has been extensively employed in the analysis of weakly
nonlinear electronic circuits since the beginning of the XX century [29, 30, 31].
According to Volterra series representation, in a d-input weakly nonlinear system,
a generic output signal y(t) can be expressed in the form
y(t) =
+∞∑
i=0
y(i)(t) (2.16)
in which
y(0) = y0, (2.17)
y(i)(t) =
∫ +∞
−∞
· · ·
∫ +∞
−∞
hk1,...,ki (τ1, . . . ,τi) (2.18)
xk1 (t− τ1) . . . xki (t− τi) dτ1 . . . dτi
where hk1,...,ki (τ1, . . . ,τi) with 1 ≤ ki ≤ d is the i-order time-domain tensor Volterra
kernel, xki(t) is the time domain input tensor (for each value of the index ki it
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represents a scalar input of the system) and the product
p = hk1,...,ki (τ1, . . . ,τi) xk1 (t− τ1) . . . xki (t− τi)
is an inner tensor product, i.e.
p =
d∑
k1=1
· · ·
d∑
ki=1
hk1,...,ki (τ1, . . . ,τi) xk1 (t− τ1) . . . xki (t− τi) . (2.19)
It is to be observed that the Volterra kernel representation in (2.16) is not unique,
in fact, equivalent representations of the same system can be obtained by permuta-
tion of variables τk in the Volterra kernels. A unique Volterra kernel representation
can be obtained if only symmetric kernels are considered, i.e. kernels which are
invariant for any permutation of the variables τk. In the following only symmetric
Volterra kernel representations will be considered.
A Volterra series model is said to be of the n-th order if the sum in (2.16) is
truncated to i = n, i.e. if it includes only kernels up to order n. An equivalent
expression for y(i)(t) in (2.16) can be obtained using frequency-domain Volterra
kernels. In this case
y(i)(t) =
1
(2pi)i
∫ +∞
−∞
· · ·
∫ +∞
−∞
Hk1,...,ki (ω1, . . . ,ωi) (2.20)
Xk1 (ω1) . . . Xki (ωi) e
jω1t · · · ejωitdω1 . . . dωi
where Xki(ω) is the frequency domain input tensor (for each value of the index ki
it represents the Fourier transform of a system input) and the frequency domain
Volterra kernels Hk1,...,ki (ω1, . . . ,ωi) are the i-fold Fourier transforms of the time-
domain Volterra kernels and they are expressed by
Hk1,...,ki (ω1, . . . ,ωi) =
∫ +∞
−∞
· · ·
∫ +∞
−∞
hk1,...,ki (τ1, . . . ,τi) (2.21)
e−jω1τ1 · · · e−jωiτ2dτ1 . . . dτi.
The product
Hk1,...,ki (ω1, . . . ,ωi)Xk1 (ω1) . . . Xki (ωi)
is an inner tensor product as before.
Finally, performing the Fourier transform of (2.16) and (2.21) one gets
Y (ω) =
+∞∑
i=0
Y (i)(ω) (2.22)
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where
Y (0)(ω) = y0δ(ω) (2.23)
and
Y (i)(ω) =
∫ +∞
−∞
· · ·
∫ +∞
−∞
Hk1,...,ki
(
ω1, . . . ,ω −
i−1∑
n=1
ωn
)
(2.24)
Xk1 (ω1) . . . Xki
(
ω −
i−1∑
n=1
ωn
)
dω1 . . . dωi−1
Equation (2.22) relates the spectrum of the output signals to the spectra of
the input signals and justifies the classification of Volterra series method among
frequency domain analysis methods.
Volterra series can be considered either as the generalization of Taylor series
analysis, which is suitable to describe nonlinear memoryless systems, or as the gen-
eralization of frequency-domain analysis, which is suitable to describe linear dynamic
systems, in order to describe the behavior of (weakly) nonlinear dynamic systems.
In fact, it can be observed that in the case of a memoryless system, i.e. a system
in which the output signals depend only on the present value of the input signals,
the Volterra kernels can be written as
hk1,...,ki (τ1, . . . ,τi) = hˆ
k1,...,kiδ(τ1)δ(τ2) · · · δ(τi),
where hˆk1,...,ki is a scalar constant independent of τi, therefore, from (2.19),
y(i)(t) = hˆk1,...,kixk1(t)xk2(t) . . . xki (t) (2.25)
and (2.16) reduces to the Taylor series expansion of the output signal of a d-input
nonlinear memoryless system.
It can be also observed from (2.16) that first-order Volterra kernels hk1(τ1), i.e.
the kernels for which i = 1, are the linear system pulse responses for an input
excitation δ(t − τ1) applied as the k1-th system input and consequently, the first-
order frequency domain kernels Hk1(ω1) are the linear frequency domain transfer
functions.
Volterra series method is particularly attractive in the analysis of harmonic dis-
tortion and, in particular, for the prediction of the susceptibility to RFI of analog
integrated circuits. In fact Volterra series allow a closed-form calculation of the
RFI-induced harmonic components in the spectra of analog circuit output signals
in terms of design parameters and parasitic elements. This feature makes Volterra
analysis very useful in the design of analog integrated circuits robust to EMI.
Nonetheless, Volterra series method suffers of some limitations: in particular, this
method is particularly suitable to the description of weakly nonlinear systems with
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polynomial nonlinearity, while non-polynomial nonlinearity can only be described
through high order Volterra models which can be very complex. In particular, a
nonlinear characteristic which is not continuous and smooth (i.e. derivable up to
high orders) in a given interval cannot be properly represented by Volterra series ex-
pansion of any order. Therefore, with reference to the analysis of electronic circuits,
Volterra series can accurately predict the nonlinear polynomial behavior of MOS
(BJT) devices biased in their saturation (active) region of operation while they can
describe very poorly their threshold (switching) characteristics.
On the basis of these considerations, unlike computer simulation techniques,
Volterra series analysis is very accurate only as far as the amplitude of the input
signal and/or disturbances keeps the active devices within their nominal region of
operation, while it is no longer reliable when the amplitude of RFI excites the
threshold effect in the nonlinear characteristics.
Volterra series method will be employed in the following Chapter for the deriva-
tion of a model for the prediction of the susceptibility of integrated opamp circuits
to RFI superimposed onto the nominal input signals and/or onto the power supply
rails.
Describing Function
Describing function method can be considered as a simplified version of the Har-
monic Balance technique which is suitable to closed-form calculations. This method,
in particular, is effective for the frequency-domain analysis of weakly nonlinear dy-
namical systems which include only one insulated memoryless nonlinearity.
According with the describing function method, a memoryless nonlinearity f(x)
is described in the frequency domain in terms of the harmonic content of its output
signal when its input is a harmonic signal
x(t) = A cos (ωt+ ϕ) .
In this case, the output signal
y(t) = f(x(t)) = f (A cos (ωt+ ϕ))
is a periodic signal with fundamental frequency ω, therefore it can be expanded in
Fourier series as
y(t) =
+∞∑
n=0
Hn(A,ω,ϕ) cos (ωt+ ϕH (A,ω,ϕ)) (2.26)
The Fourier expansion coefficients Hn(A,ω,ϕ) and ϕH (A,ω,ϕ) describe the oper-
ation of the nonlinear system in terms of the parameters (amplitude, frequency and
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phase) of the input harmonic signal therefore they are referred to as describing func-
tions. In other words, the describing function method characterizes the harmonic
response of nonlinear systems in terms of amplitude and phase dependent frequency
domain transfer functions. A describing function analysis of a nonlinear dynamical
systems can be obtained on the bases of the frequency-domain characterization of
the memoryless nonlinear section of the system and on the transfer functions which
describe the linear section.
This method, which is widely employed in control theory, can be also employed
in the analysis of the susceptibility of analog ICs to EMI. To this purpose, the
describing function method is particularly attractive as it does not suffer of the
limitation in terms of signal amplitude of Volterra series method and lets to relate
the susceptibility to EMI of analog circuits to design parameters and parasitics.
Nonetheless, unlike Volterra series method, its application is not straightforward
and systematic. Analog circuits, in facts, typically include much more than a single
memoryless nonlinearity and, furthermore, the signals which feed the nonlinearity
are not pure harmonic signals. For these reasons, the main nonlinear mechanisms
which are responsible of the EMI-induced failures in analog circuits should be firstly
highlighted and ad hoc simplified models of the analog circuits should be developed
which focus the main nonlinear effects. If the describing function method is properly
employed, very accurate and effective analytical models for the prediction of the
susceptibility to EMI of analog circuits may be derived.
25
26
Chapter 3
Prediction of Operational Amplifier
Susceptibility to RFI
Integrated operational amplifiers (opamps), which are probably the most common
and versatile analog building blocks in analog circuit design, have proven to be very
susceptible to RFI superimposed onto their input terminals and/or onto the power
supply rails. The susceptibility to RFI of IC opamp deserves a particular attention
not only for the widespread diffusion of opamp circuits in more complex analog
sub-systems but also because the case of opamp circuits is emblematic of the main
aspects which should be taken into account in the prediction of the susceptibility to
RFI of analog ICs.
In this Chapter the susceptibility to EMI of integrated operational amplifiers
is investigated. To this purpose, three different analytical models which predict
the behavior of integrated opamp circuits in the presence of RFI are presented.
After some basic considerations on the structure of integrated opamp circuits, the
susceptibility of opamp ICs subjected to RFI superimposed onto the input voltages
is investigated through Volterra series analysis. Then, Volterra series analysis is
extended in order to take into account the demodulation of RFI superimposed onto
opamp power supply rails.
Furthermore, the numerical model which has been proposed by Fiori in [20]
for the prediction of the RFI-induced offset voltage in opamp circuits under large-
signal excitation has been reconsidered. In particular, this model has been extended
in order to provide a closed-form expression of the RFI-induced offset voltage in
opamp circuits and in order to highlight the dependence on RFI frequency of the
RFI-induced offset has been highlighted. This extension overcomes the limit of
Volterra series analysis in closed-form prediction of the distortion induced by large
signal RFI in opamp circuits.
All the models which are discussed in this Chapter are validated by comparison
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of model predictions and direct injection on-wafer CW RFI susceptibility measure-
ments which have been carried out on opamp test chips that have been designed
and diffused on silicon to this purpose.
3.1 Nonlinear Effects of RF Interference in Opamps
In this Section some qualitative considerations on the main nonlinear phenomena
which may induce RFI distortion within IC opamp circuits are discussed. In partic-
ular, RF and baseband signal propagation within an opamp circuit is firstly inves-
tigated, then the peculiar role in RFI susceptibility which is played by the opamp
input stage is highlighted and a general-purpose opamp macromodel for RFI suscep-
tibility investigation is presented. Finally, more insight on the relation between the
differential pair RFI-induced distortion and its parasitic capacitances is provided.
On the bases of these considerations, reported in [32, 33], the models which are
presented in the following will be derived.
3.1.1 Signal Propagation within Operational Amplifiers
Previous work shown that the nonlinear mechanisms that cause the demodulation
of RFI which is superimposed onto the input terminals of CMOS opamps are al-
most only due to the input differential pair [12, 15]. This fact, that has also been
experimentally verified, can be ascribed to two concurrent causes which are related
to the propagation of RFI and baseband signals throughout CMOS opamps.
In particular, in order to evaluate in-band distortion of out-of-band RFI, an
opamp can be regarded as the cascade connection of elementary amplifying stages,
the first of which is usually a differential pair (Fig. 3.1). Each amplifying stage
shows an amplification Ai(ω) which is very high within its nominal bandwidth ωB,i
while it is very low (about zero) out of this bandwidth, i.e.{ |Ai(ω)| À 1 for ω < ωB,i
|Ai(ω)| ' 0 for ω > ωB,i. (3.1)
Figure 3.1. Block diagram of a three-stage amplifier.
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Furthermore, each amplifying stage generates a certain amount of in-band distor-
tion di due to the effects of RFI, which is related to the peak amplitude of RFI
superimposed onto its input signal.
On the basis of (3.1), the out-of-band RFI that is superimposed onto the in-
put voltages of a CMOS opamp essentially does not propagate beyond the input
differential pair. In fact, if the frequency of RFI is out of the bandwidth of the
differential pair, it is strongly attenuated by its transfer function. As a consequence,
RFI does not reach the following stages and the amount of in-band distortion di,
i > 1 which is generated by any amplifying stage which follow the differential pair,
independently of its nonlinear characteristics, is intrinsically much smaller than the
in-band distortion d1 generated by the differential pair.
Furthermore, assuming for the sake of simplicity that the in-band amplification
of each stage is frequency independent (i.e. Aiω = Ai), the output signal y of a
three-stage opamp can be written in the form
y = A1A2A3x+ A2A3d1 + A3d2 + d3 (3.2)
= ynom + yd
in which
ynom = A1A2A3x
is the nominal output signal and
yd = A2A3d1 + A3d2 + d3 (3.3)
is the RFI-induced distortion.
From (3.3), the contribution of each single stage to the overall output distortion
is given by the distortion generated by the stage multiplied by the amplifications
of the stages that follow it. From (3.1) the in-band amplification of the cascaded
stages is usually (very) high, therefore, even assuming the terms di of the same order
of magnitude, the overall output offset is dominated by the contribution of the first
stage.
From the above considerations on signal propagation within opamp circuits, it
is essential to highlight the distortion phenomena induced by RFI in the input dif-
ferential pair to the purpose of modelling the in-band effects of out-of-band RF
interference, while the following amplifying stages can be assumed to be linear with-
out appreciable loss of accuracy.
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3.1.2 An RFI-Oriented Opamp Circuit Model
The considerations on opamp structure and signal propagations which have been
presented above lead to the CMOS opamp circuit model shown in Fig.3.2. Such
a circuit is composed by a differential pair cascaded with an ideal transimpedance
amplifier (Zs).
The input differential stage is made up of two source coupled nMOS transistors
(M1 and M2) biased by the current source iS and the input voltages v− and v+. The
nonlinear characteristics of the input devices M1 and M2 are taken into account and
the differential pair parasitics are properly extracted. The output signal is the
current iD, which is defined as
iD = iD1 − iD2. (3.4)
This current drives the linear transimpedance amplifier (Zs(ω)). The tran-
simpedance Zs(ω) is related to the open-loop differential amplification Ad(ω) of
the overall opamp circuit, in particular, it is given by
Zs(ω) =
Ad(ω)
gm
,
M1 M2
IS
Z ( )S w
S
M3
v0
VDD
v (t)-
IS
iD1 iD2
M4
v (t)+
Figure 3.2. RFI-oriented opamp model.
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where gm is the small-signal differential transconductance of the differential pair.
The input voltages v− and v+ in Fig.3.2 describe both nominal and interfering
signals and they can be also expressed in terms of the common mode voltage
vCM =
v+ + v−
2
, (3.5)
and of the differential mode voltage
vD = v
+ − v−. (3.6)
Such an opamp macromodel will be referred to in the following for the derivation
of analytical models of the behavior of opamp circuits in the presence of EMI. To
this purpose, in particular, the RFI-induced distortion in the differential pair which
is included in it will be investigated.
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3.1.3 Differential Pair Nonlinear Operation
Differential pairs, because of their intrinsic symmetry, are usually considered to
be free from even-order distortion, which is the main cause of RFI demodulation.
Nonetheless, a particular high-frequency distortion phenomenon which is related to
differential pair parasitics and occurs even in perfectly matched differential pairs has
been highlighted [32, 33].
This phenomenon, which is the main cause of the susceptibility of CMOS opamps
to RFI, is now illustrated with reference to the differential pair circuit in Fig.3.3.
Under the assumption that transistors M1 and M2 are perfectly matched and at the
same temperature, the relationship between the input differential voltage vD and
the output differential current iD is given by
iD =

−iS vD ≤ −
√
iS
β
vD
√
2βiS
√
1− βv2D
2iS
|vD| ≤
√
iS
β
iS vD ≥
√
iS
β
(3.7)
where iS is the bias current of the differential pair and
β =
µCox
2
W
L
where µ is the mobility of electrons (holes) in nMOS (pMOS) devices, Cox is the
capacitance of the gate oxide per unit of area and W and L are the width and the
length of the gate area of the MOS devices of the pair.
M1 M2
is
I0
vd vd
2 2
vcm
VcmDC
vcm
VcmDC
iD1 iD2
Ccs
Cgs Cgs
CAL
VDD
A
Figure 3.3. MOS Differential Pair.
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Expression (3.7) is usually regarded as a function of the only variable vD, while
β and iS(t) = I0 are assumed to be constant design parameters. On the basis
of this assumption, a differential pair is a completely symmetrical structure and
therefore it does not generates even order distortion [30]. This fact is also implicit
in (3.7), which shows that the differential current iD is an odd function of vD. In
actual differential pairs, however, because of the finite admittance of the bias current
source, RF fluctuations of the input common-mode voltage cause RF fluctuations
on the effective bias current iS which induce even-order distortion in the differential
current because of a mixing effect.
This effect can be qualitatively illustrated performing a two-input, second-order
Taylor series expansion of (3.7). By so doing, the differential current iD is expressed
as
id = gmvd + gpvdis. (3.8)
where
gm =
√
2βI0
is the linear transconductance of the differential pair and
gp =
√
β
2I0
.
Furthermore, with reference to the differential pair shown in Fig.3.3, whose small-
signal equivalent circuit is shown in Fig.3.4, the RFI fluctuations of the effective bias
current can be expressed as
Is (jω) = Vcm (jω)
2gmjωCT
jω (2Cgs + CT) + 2gm
= Vcm (jω)Y (jω). (3.9)
where
CT = Ccs + CAL
is the parasitic capacitance connected between node S and AC ground whereas
Vd (jω) and Vcm (jω) are respectively the differential and the common mode compo-
nent of the input voltage in the frequency domain, as shown in Fig.3.4.
Eqn.(3.8) shows that, in the presence of RF fluctuations of the bias current, a
differential pair acts as a mixer and performs the product between the RF com-
ponents of vD and iS. Furthermore, because of the parasitic capacitance CT, as
shown in (3.9), RF interference superimposed onto opamp input terminals induces
RF fluctuations on the input differential voltage and on the bias current. As a con-
sequence, the above mentioned mixing effect results in second-order distortion and
in RFI demodulation.
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On the basis of such considerations, the parasitic capacitances of the input dif-
ferential pair strongly influence the susceptibility to EMI of CMOS opamps, for this
reason the next Section is devoted to the physical origin of these parasitic capaci-
tances.
3.1.4 Physical Origin of Differential Pair Parasitics
The parasitic capacitances which are included in a differential pair play a fundamen-
tal role in the susceptibility to RFI of CMOS opamps, as it has been highlighted in
the previous Section, therefore it is meaningful to trace each parasitic capacitance
back to its physical origin on the basis of the cross section of a CMOS technology
process shown in Fig.3.5.
With reference to the nMOS differential pair in Fig.3.6a and to the cross section
of an nMOS transistor in a standard twin-tub CMOS process which is provided in
Fig.3.5a, Cdb3 represents the drain-body reverse junction capacitance of transistor
M3 while Cgs1 and Cgs2 in Fig.3.6a are the gate-to-source capacitances of transistors
M1 and M2 respectively. The capacitance CAL in the same figure is related to the
reverse biased junction between p-well and n-isolation as shown in Fig.3.5a. The
parasitic capacitance Csb of M1 and M2 is not relevant because it is shorted by the
connection between body and source.
If the p-well in which the differential pair is laid out is tied to ground, or if
a single-well bulk CMOS process is employed and nMOS transistors are laid out
directly on the substrate, as shown in Fig.3.7, the parasitic capacitance CAL is either
connected between power supply and ground or it is absent at all. In both cases, it
vd vd
2 2
vcm vcm
iD1 iD2
i
CT
Cgs Cgs
vgs1
g vm gs1 g vm gs2
vgs2
+
+
+
+
Figure 3.4. Small signal equivalent circuit of the differential pair.
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is not included in the signal path. In this case, however, the parasitic capacitances
Csb of the input devices is connected between the common source node and ground
and plays the same role in of CAL in the distortion of RFI.
With reference to Fig.3.6b and Fig.3.5b, the origin of the parasitic capacitances
in a pMOS differential pair can be traced back in a similar way. It has to be noted
that, in this case, the role of CAL is played by CGND, i.e. the capacitance of the
reverse biased junction between n-well and the substrate. If the differential pair
n-well is connected to the power supply voltage, CGND is no longer relevant and its
role is played by Csb.
From the above analysis it can be pointed out that the parasitic capacitances
CAL and CGND or Csb, which are included in the parasitic capacitance CT in (3.9),
both depends on the layout of the differential pair. Therefore, an accurate prediction
of this capacitance and, consequently, of the susceptibility of a given differential pair
to EMI, can be made only on the basis of the physical layout of the circuit. Further-
more, the results on the effects of differential pair parasitics on the susceptibility to
EMI can be translated into layout rules to increase the immunity to EMI.
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p+p+ n+ n+n+
p-well
p-substrate
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p-substrate
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gate
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source
source
Cdb
Cdb
Figure 3.5. Cross section of a twin-tub CMOS technology process.
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b)
Figure 3.6. Insulated-well differential pair parasitic capacitances.
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VDD
Csb+Cdb3
Figure 3.7. Bulk differential pair parasitic capacitances.
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3.2 A Two-Input Volterra Series Opamp Model
Volterra series are a very powerful analytical tool to describe nonlinear effects in
weakly nonlinear dynamic systems. This analytical method, which has been already
described in Section 2.2.2, provides the natural extension of frequency domain anal-
ysis to nonlinear systems and it enables to relate the nonlinear distortion properties
of circuits to design parameters and to parasitics. These features make this approach
particularly attractive in the modelling of the nonlinear effects of RFI in operational
amplifiers.
Even though Volterra series have been extensively employed to predict harmonic
distortion in analog integrated circuits and, in particular, in opamp circuits, the
models which have been previously developed [30] were focused to in-band distortion
and, in particular, do not include the high frequency distortion effect due to the
differential pair parasitic capacitances which has been highlighted in the previous
Section. Therefore, these models are not suitable to the prediction of the effects of
RFI in opamp operations.
In this Section a new Volterra series model which is suitable to predict the distor-
tion phenomena which are induced by RFI superimposed onto the input terminals
in the generic opamp circuit shown in Fig.3.8 is presented. In particular, it will be
shown that a two-input Volterra series model is required to this purpose. To this
purpose, with reference to the Volterra series notation which has been introduced in
Section 2.2.2, a two-input second-order Volterra model will be derived and it will be
employed to predict the RFI-induced DC offset voltage in feedback opamp circuits.
Finally, model prediction will be compared with the results of on-wafer susceptibil-
ity measurements which have been carried out on opamp test chips that have been
designed and diffused on silicon to this purpose. The results of this analysis have
been published in [34].
3.2.1 Two-Input Volterra Series Model Derivation
In order to predict the nonlinear effects induced by RFI superimposed onto the input
terminals V + and V − in the arbitrary opamp circuit shown in Fig.3.8, a two-input,
second-order Volterra series model is derived.
A two input model is necessary in order to take into account the high frequency
distortion phenomena discussed in Section 3.1.3, while a series expansion up to the
second order is sufficient for an accurate analysis of the effect of RFI. In fact, it
has been observed that third-order distortion does not translate out-of-band RFI
into in-band interference and the fourth-order and higher-order terms only give
minimal contributions to the overall demodulation of RFI, which do not justify
a substantial increase in model complexity. In particular, the inclusion of high-
order terms would not substantially improve the large-signal accuracy of a Volterra
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series model because the threshold characteristics of MOS transistors can not be
conveniently approximated by a polynomial function.
In the following, a Two-Input, Second-Order Volterra series model of the opamp
input differential pair is firstly derived. Such a model, in particular, takes into
account the high-frequency nonlinear effects which have been highlighted in Section
3.1.3. From this differential pair model, the model of an open loop operational
amplifier on the basis of the opamp circuit for EMI analysis shown in Fig.3.2 is
obtained. Finally, the Volterra kernel description of the general, linear negative-
feedback, opamp circuit shown in Fig.3.8 is presented.
vd
Z3
Z1
+
+ +
v
-
v+
Z2
ZL
-
Figure 3.8. General negative feedback opamp configuration.
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Differential Pair Model
A Volterra kernel description of the nonlinear operation of the differential pair,
considering the differential voltage vD and the effective bias current iS as inputs, is
directly derived from (3.10) through a Taylor series expansion in the DC bias point
(vD,iS) = (0,I0) and using the direct expansion method [29].
In particular, with the Volterra series tensor notation presented in Section 2.2.2,
assuming the time domain input tensor xk(t) in the form
x1(t) = vd(t)
x2(t) = is(t),
from the nonlinear static expression which relates iD to vD and is
iD =

−iS vD ≤ −
√
iS
β
vD
√
2βiS
√
1− βv2D
2iS
|vD| ≤
√
iS
β
iS vD ≥
√
iS
β
(3.10)
the symmetric time-domain Volterra kernels can be derived by Taylor series expan-
sion
i
(2)
D = iD|0,I0 +
∂iD
∂vD
∣∣∣∣
0,I0
vd +
∂iD
∂iS
∣∣∣∣
0,I0
is + (3.11)
+
1
2
∂2iD
∂v2D
∣∣∣∣
0,I0
v2d +
1
2
∂2iD
∂i2S
∣∣∣∣
0,I0
i2s +
∂2iD
∂vD∂iS
∣∣∣∣
0,I0
vdis
where
iD|0,I0 = 0 (3.12)
∂iD
∂vD
∣∣∣∣
0,I0
= gm =
√
2βI0
∂iD
∂iS
∣∣∣∣
0,I0
=
1
2
∂2iD
∂v2D
∣∣∣∣
0,I0
=
1
2
∂2iD
∂i2S
∣∣∣∣
0,I0
= 0
∂2iD
∂vD∂iS
∣∣∣∣
0,I0
=
√
β
2I0
.
On the basis of the Taylor series coefficients, the time-domain Volterra kernels can
be derived by the direct expansion method [29] and take the form
h1(τ1) =
√
2βI0δ(τ1) = gmδ(τ1)
h2(τ1) = 0
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h11(τ1,τ2) = 0 h
12(τ1,τ2) =
1
2
√
β
2I0
δ(τ1)δ(τ2)
h21(τ1,τ2) =
1
2
√
β
2I0
δ(τ1)δ(τ2) h
22(τ1,τ2) = 0.
Consequently, from (2.22) the frequency domain Volterra kernels can be com-
puted. In particular, considering the input tensor
X1(ω) = Vd(ω)
X2(ω) = Is(ω) (3.13)
and the differential pair output current Id(ω) 1 as the system output Y (ω), the
frequency-domain Volterra kernels up to the second order are expressed in the form
H1(ω1) =
√
2βI0
H2(ω1) = 0
H11(ω1,ω2) = 0 H
12(ω1,ω2) =
1
2
√
β
2I0
H21(ω1,ω2) =
1
2
√
β
2I0
H22(ω1,ω2) = 0.
The above Volterra kernels refer to the input tensor (3.13). This tensor includes
the differential pair bias current Is, which is not an external input of the differential
pair. Therefore, those kernels have to be expressed in terms of the input tensor
X1(ω) = Vd(ω)
X2(ω) = Vcm(ω) (3.14)
which includes the differential pair input signals.
Such a result can be obtained from the first order expansion of vD and iS by
the direct expansion method [29]. In particular, it can be observed that such a
first order expansion is sufficient to obtain an exact second-order expansion for the
differential current. If higher order terms in the expansions of vD and iS would have
been included, such terms would generate contributions of order higher than the
second and could be dropped in order to get a second-order expansion.
The first order Volterra expansion of iS is obtained from the frequency domain
analysis of the circuit that is shown in Fig. 3.4, which is the small signal equivalent
circuit of the input differential pair. From this analysis Is can be expressed in terms
of the common-mode input voltage Vcm as
Is (jω) = Vcm (jω)
2gmjωCT
jω (2Cgs + CT) + 2gm
(3.15)
1the small letter subscript indicates the fluctuation of the quantity indicated by the capitalized
subscript around the DC quiescent bias point.
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where Cgs is the gate-to-source capacitance of each transistor of the pair while CT is
the parasitic capacitance between the common source node and AC ground, whose
physical origin has been discussed in Section 3.1.4.
Hence, the differential pair frequency domain Volterra kernels are given by
H1(ω1) =
√
2βI0 = gm
H2(ω1) = 0
H11(ω1,ω2) = 0
H12(ω1,ω2) =
1
2
√
β
2I0
2gmjω2CT
jω2(2Cgs+CT)+2gm
H21(ω1,ω2) =
1
2
√
β
2I0
2gmjω1CT
jω1(2Cgs+CT)+2gm
H22(ω1,ω2) = 0.
Open Loop Opamp Model
The Volterra kernel of the complete opamp circuit in Fig.3.2 can be derived by
cascading the two-input Volterra system, which describes the differential pair and
the linear system which describes the following stages. The linear stages which follow
the differential pair are described as an amplifying block with transimpedance
Zs(jω) =
Ad(ω)
gm
=
Ad(ω)√
2βI0
where Ad(jω) is the differential amplification of the overall opamp.
From the cascading theorem [30] for frequency domain Volterra series and con-
sidering Xk(ω) the frequency domain input tensor
X1(ω) = Vd(ω)
X2(ω) = Vcm(ω), (3.16)
and the opamp output voltage Vout as the system output Y (ω), the Volterra repre-
sentation of the overall opamp is the obtained
H1(ω1) = Ad(ω1)
H2(ω1) = 0
H11(ω1,ω2) = 0
H12(ω1,ω2) =
1
2
Ad(ω1+ω2)
2I0
2gmjω2CT
jω2(2Cgs+CT)+2gm
H21(ω1,ω2) =
1
2
Ad(ω1+ω2)
2I0
2gmjω1CT
jω1(2Cgs+CT)+2gm
H22(ω1,ω2) = 0.
These Volterra kernels provide a complete description of an opamp and can be
employed in the evaluation of distortion phenomena induced by RFI.
43
3 – Prediction of Operational Amplifier Susceptibility to RFI
Negative-Feedback Opamp Circuit Model
The description of negative-feedback opamp circuits in terms of Volterra kernels
is derived from the Volterra kernels opamp description presented above. To this
purpose, the input voltages Vd(ω) and Vcm(ω) should be expressed as a function of
the overall circuit input signals V +(ω) and V −(ω) (see Fig.3.8) and the effects of the
feedback should be taken into account. The second order expansion of the output
voltage (Vout) is derived on the basis of the first order Volterra expansion of the
opamp input voltages Vd(ω) and Vcm(ω).
Hence, Vd(ω) and Vcm(ω) are expressed by
Vd(ω) = G11(ω)V
+(ω) +G12(ω)V
−(ω) (3.17)
Vcm(ω) = G21(ω)V
+(ω) +G22(ω)V
−(ω). (3.18)
With reference to the general linear-feedback configuration shown in Fig. 3.8,
which takes into account the finite input admittance and the finite output impedance
of the opamp circuit, the frequency domain transfer functions Gij(ω) take the form
G11(ω) =
D(ω) [Y1(ω) + Y
′
2(ω)]
Y1(ω) + Y ′2(ω) (1 + A
′
d(ω)D(ω)) + Y
′
3(ω)
(3.19)
G12(ω) =
−D(ω)Y1(ω)
Y1(ω) + Y ′2(ω) (1 + A
′
d(ω)D(ω)) + Y
′
3(ω)
(3.20)
G21(ω) =
D(ω) [Y1(ω) + Y
′
2(ω) (1 + 2A
′
d(ω))] + Y
′
3(ω)
2 [Y1(ω) + Y ′2(ω) (1 + A
′
d(ω)D(ω)) + 2Y
′
3(ω)]
(3.21)
G22(ω) =
(2−D(ω))Y1(ω)
2 [Y1(ω) + Y ′2(ω) (1 + A
′
d(ω)D(ω)) + Y
′
3(ω)]
(3.22)
Figure 3.9. General negative feedback opamp configuration.
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in which
Y ′2(ω) =
1
Z2(ω) +
1
Yo(ω)+YL(ω)
(3.23)
Y ′3(ω) =
1
Z3(ω) + Zin(ω)
(3.24)
A′d(ω) = Ad(ω)
ZL(ω)
ZL(ω) + Zo(ω)
(3.25)
D(ω) =
Zin(ω)
Z3(ω) + Zin(ω)
. (3.26)
Now, assuming
X1(ω) = V
+(ω)
X2(ω) = V
−(ω) (3.27)
as the input tensor and the opamp output voltage (Vout) as the system output Y (ω),
the Volterra kernels become
H1(ω1) =
Ad(ω1)
1+B(ω1)Ad(ω1)
H2(ω1) =
(1−B(ω1))Ad(ω1)
1+B(ω1)Ad(ω1)
H11(ω1,ω2) = G11(ω1)G21(ω2)H0(ω2,ω1) +G21(ω1)G11(ω2)H0(ω1,ω2) (3.28)
H12(ω1,ω2) = G11(ω1)G22(ω2)H0(ω2,ω1) +G21(ω1)G12(ω2)H0(ω1,ω2)
H21(ω1,ω2) = G12(ω1)G21(ω2)H0(ω2,ω1) +G22(ω1)G11(ω2)H0(ω1,ω2)
H22(ω1,ω2) = G12(ω1)G22(ω2)H0(ω2,ω1) +G22(ω1)G12(ω2)H0(ω1,ω2).
where
H0(ω1,ω2) =
1
2
1
2I0
Ad(ω1 + ω2)
1 +B(ω1 + ω2)Ad(ω1 + ω2)
2gmjω1CT
jω1 (2Cgs + CT) + 2gm
, (3.29)
B(ω) = − Z0(ω)
Z0(ω) + Z ′L(ω)
Z ′i(ω)
Z ′i(ω) + Z2(ω)
Zin(ω)
Zin(ω) + Z3(ω)
(3.30)
in which
Z ′i(ω) =
Z1(ω) (Z3(ω) + Zin(ω))
Z1(ω) + Z3(ω) + Zin(ω)
(3.31)
and
Z ′L(ω) =
ZL(ω)(Z2(ω) + Z
′
i(ω))
ZL(ω) + Z2(ω) + Z ′i(ω)
. (3.32)
The previously derived two-input second-order Volterra kernel description of feed-
back opamp circuits can be employed to derive the expression of the output signal
waveform induced by RF interference added to the circuit input nominal signals.
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3.2.2 Prediction of RFI-Induced Offset Voltage
The opamp output voltage in the presence of CW RF interference superimposed
onto its nominal input signals can be evaluated using Expr. (2.21) on the basis
of the Fourier transforms of the input signals and of the Volterra kernels (3.28) as
follows
vOUT(t) =
1
2pi
∫ +∞
−∞
H1 (ω1)V
+ (ω1) e
jω1tdω1 + (3.33)
+
1
2pi
∫ +∞
−∞
H2 (ω1)V
− (ω1) ejω1tdω1 +
+
1
(2pi)2
∫ +∞
−∞
∫ +∞
−∞
H11 (ω1,ω2)V
+ (ω1)V
+ (ω2) e
j(ω1+ω2)tdω1dω2 +
+
1
(2pi)2
∫ +∞
−∞
∫ +∞
−∞
H12 (ω1,ω2)V
+ (ω1)V
− (ω2) ej(ω1+ω2)tdω1dω2 +
+
1
(2pi)2
∫ +∞
−∞
∫ +∞
−∞
H21 (ω1,ω2)V
− (ω1)V + (ω2) ej(ω1+ω2)tdω1dω2 +
+
1
(2pi)2
∫ +∞
−∞
∫ +∞
−∞
H22 (ω1,ω2)V
− (ω1)V − (ω2) ej(ω1+ω2)tdω1dω2.
With reference to a DC input signal onto which CW RFI is superimposed (this is
the most common operation condition in immunity tests in which RFI is collected
by wires and PCB traces), the input tensor takes the form
V +(ω) = 2pi
δ(ω − ω0) + δ(ω + ω0)
2
V +pk + 2piV
+
DCδ(ω) (3.34)
V −(ω) = 2pi
δ(ω − ω0) + δ(ω + ω0)
2
V −pk + 2piV
−
DCδ(ω)
in which V +pk and V
−
pk are the peak amplitude of the RF interference superimposed
on the DC input voltages V +DC and V
−
DC. Hence, Expr. (3.33) becomes
vout(t) = V
+
DCH
1 (0) + V −DCH
2 (0) + (3.35)
+ V +pk
∣∣H1 (ω0)∣∣ cos (ω0t+ 6 H1 (ω0))+ V −pk ∣∣H2 (ω0)∣∣ cos (ω0t+ 6 H2 (ω0))+
+
V +2pk
2
<{H11 (ω0,− ω0)}+ V +2pk
2
∣∣H11 (ω0,ω0)∣∣ cos (2ω0t+ 6 H11 (ω0,ω0))+
+
V +pkV
−
pk
2
<{H12 (ω0,− ω0)}+ V +pkV −pk
2
∣∣H12 (ω0,ω0)∣∣ cos (2ω0t+ 6 H12 (ω0,ω0))+
+
V −2pk
2
<{H22 (ω0,− ω0)}+ V −2pk
2
∣∣H22 (ω0,ω0)∣∣ cos (2ω0t+ 6 H22 (ω0,ω0))
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where <{·} is the real part operator.
In the previous expression the terms at frequency ω0 and 2ω0 can be neglected
since they are out of the opamp circuit bandwidth. As a consequence, Eqn. (3.35)
gives that the effect of RFI is an offset in the opamp output voltage which can be
written as
Voff =
V +2pk
2
<{H11 (ω0,− ω0)}+ V +pkV −pk
2
<{H12 (ω0,− ω0)} (3.36)
+
V −2pk
2
<{H22 (ω0,− ω0)} =
= |H0 (ω0,− ω0)|
[
Γ1 (ω0)
V +2pk
2
+ Γ2 (ω0)
V +pkV
−
pk
2
+ Γ3 (ω0)
V −2pk
2
]
where
H0(ω0,− ω0) = 1
2
1
2I0
Ad(0)
1 +B(0)Ad(0)
2gmjω0CT
jω0 (2Cgs + CT) + 2gm
(3.37)
Γ1 (ω0) = |G11(ω0)G21(−ω0) +G21(ω0)G11(−ω0)| cos
(
6 H11 (ω0,− ω0)
)
(3.38)
Γ2 (ω0) = |G11(ω0)G22(−ω0) +G21(ω0)G12(−ω0)| cos
(
6 H12 (ω0,− ω0)
)
(3.39)
Γ3 (ω0) = |G12(ω0)G22(−ω0) +G22(ω0)G12(−ω0)| cos
(
6 H22 (ω0,− ω0)
)
. (3.40)
From (3.36) it can be observed that the offset voltage depends on the coefficients
Γi, that describe the feedback network and on the term |H0(ω0)|, which depends
on the differential pair design parameters and parasitics. As the term |H0(ω0)|
multiplies the overall expression of the offset voltage, the immunity of an opamp
to RFI can be enhanced independently of the feedback network, by minimizing this
factor. This topic will be covered in the following Chapter, where the enhancement
of the immunity of opamp circuits by design is covered. In the following Section the
results which are obtained from the Volterra model which has been presented above
are compared with the results obtained by experiments.
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3.2.3 Model Validation
This section presents a comparison of the predictions obtained using the Volterra
series model presented above, experimental results and time domain computer sim-
ulation results with reference to a folded cascode opamp connected in the voltage
follower configuration.
Device Under Test
In order to validate the proposed Volterra model, the nMOS input folded cascode
opamp connected in the voltage follower configuration shown in Fig. 3.10 is consid-
ered. This opamp circuit, which is very common in analog systems where high DC
gain and large bandwidth are required, shows the electrical characteristics shown in
Table 3.1
This circuit has been designed and diffused with reference to the 1µm smart
power BCD3s [35] technology process. A photo of the die is given in Fig.3.11.
Table 3.1. Folded Cascode Opamp Electrical Characteristics
Parameter Unit Value
Opamp Topology Folded Cascode
Input Differential Pair nMOS
Opamp Circuit Voltage Follower
Power Supply, VDD V 5
Differential Gain, Ad dB 88
Phase Margin degrees 90
CMRR dB 120
PSRR dB 110
Slew Rate V/µs 3
Output Current µA 400
Gain-Bandwidth MHz 5
Differential Pair Bias Current µA 10
Differential Pair Transconductance µS 120
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M1 M2
C
M1
M8
M6
M11
M9
M10
M13
M4
M7
M5
M3
M12
M18 M14 M15
R
M19 M17 M16
Vout
Vin
VDD
GND
Figure 3.10. Folded Cascode operational amplifier.
Figure 3.11. Die photo of the Folded Cascode operational amplifier.
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Prediction of the Effects of EMI on the DUT
The previously described model is now employed for the prediction of the DC output
offset voltage generated in the designed voltage follower circuit driven by a DC input
voltage onto which a CW RFI with frequency
f0 =
ω0
2pi
and amplitude Vin is superimposed. Hence, the input signal can be expressed as
V +(ω) = Vin2pi
δ(ω − ω0) + δ(ω + ω0)
2
+ 2piVINδ(ω)
and
V −(ω) = 0.
For the voltage follower configuration, expressions (3.19), (3.21) and (3.30) can be
simplified as follows
G11(ω) =
D(ω)
1 + Ad(ω)D(ω)
,
G21(ω) =
1
2
D(ω) (1 + 2Ad(ω))
1 + Ad(ω)D(ω)
and
B(ω) = − Z0(ω)
Z0(ω) + Z3(ω) + Zin(ω)
Zin(ω)
Zin(ω) + Z3(ω)
where D(ω) is defined in (3.26). Based on the Volterra kernel description (3.28),
the opamp output voltage can be derived as shown above. Considering RFI whose
frequency is out of the opamp circuit bandwidth (|Ad(ω0)| ¿ 1) and assuming that
the DC differential amplification is very high (|Ad(0)| → ∞), the expression of the
output voltage takes the form
vOUT(t) = VIN + V
2
in
gm
4I0
<
{
jω0CT
jω0 (2Cgs + CT) + 2gm
}
(3.41)
where it can be noticed that the RFI induced offset voltage in the voltage follower
feedback opamp depends on the square of the peak amplitude of the CW interference
superimposed onto the voltage follower input multiplied by the factor gm
4I0
.
For the designed folded cascode opamp, assuming gm = 120mS and I0 = 10µA,
this factor is gm
4I0
' 3V−1.
The last factor of the second term in (3.41) is frequency dependent: in the
designed opamp it increases with frequency up to
fRF =
2gm
2pi(2Cgs + CT)
' 30MHz.
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Above this frequency, this factor is almost frequency independent and takes the
value
CT
2Cgs + CT
' 0.83.
Thus, considering the designed folded cascode opamp connected in the voltage
follower configuration with a CW RF interference superimposed onto its input with
a frequency above 30MHz and with a peak amplitude of 63mV, the proposed model
predicts an offset voltage of about 10mV. The DC output offset voltage prediction
obtained by this expression is compared in the following with results of experimental
tests.
Experimental Test Setup
On-chip measurements have been carried out using a probe station [36] and em-
ploying the test bench shown in Fig.3.12. In this test setup, the input ground-
signal-ground (GSG) pads of the opamp are contacted by an RF probe [37], which
is connected to a bias tee. The remaining two ports of this bias tee are connected
to a constant voltage source VIN [38] and to an RF voltage source [39], respectively.
The output GSG pads of the opamp are contacted by an RF probe which is con-
nected to a bias tee as well. The measurement of the output voltage DC component
is performed by the DC voltmeter [40] which is connected to the output bias tee
while the bias tee RF port is loaded by an impedance RL = 50Ω. Finally, the DC
power supply voltage for the amplifier is provided by a 5V DC voltage source VDD
[38].
The DC output offset voltage is obtained as the difference of the DC output
voltage measured with and without CW RFI added to the DC input voltage VIN.
It can be observed that the proposed model achieves good agreement with exper-
imental measurements if small amplitude interference is considered and still gives
good results as long as the devices which make up the input differential pair work
in the saturation region.
Experimental Results
A comparison of the predicted and measured DC output offset voltage versus the
interference amplitude and frequency is reported in Fig.3.13 and Fig.3.14. The
continuous line refers to the prediction of the new model presented that has been
presented above, the squares refer to simulation results obtained by ELDO [25] (time
domain analysis) while the circles refer to experimental results.
The proposed model achieves good agreement with experimental data if small
amplitude interference is considered and still gives good results as long as the devices
which make up the input differential pair work in the saturation region.
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Figure 3.12. Measurement setup.
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Figure 3.13. Predicted (continuous line), simulated (squares) and measured (cir-
cles) RFI induced output voltage shift vs. interference amplitude (constant fre-
quency: 50MHz in the designed Folded Cascode operational amplifier.
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Figure 3.14. Predicted (continuous line), simulated (squares) and measured (cir-
cles) RFI induced output voltage shift vs. interference frequency (constant ampli-
tude: 63mV) in the designed Folded Cascode operational amplifier.
54
3 – Prediction of Operational Amplifier Susceptibility to RFI
3.2.4 Conclusions
The opamp Two-Input Volterra series model which has been presented above shows
many features which makes it very useful in the design of opamp circuits immune
to EMI. In particular, it relates the RFI-induced offset voltage to design parameters
and parasitics in a simple analytical way therefore it can be effectively employed in
order to control EMI susceptibility through design.
Nonetheless, it shows some limitations. First, it only considers the effects of RFI
which is superimposed onto the opamp circuit input terminals, while the effects of
RFI superimposed onto the power supply voltage is not included. Furthermore, it
shows the limitations in terms of amplitude of RFI which are due to the Volterra
series expansion of the nonlinear characteristics of active devices. The aspects which
have been highlighted above will be considered in the following.
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3.3 A Three-Input Volterra Series Opamp Model
The Volterra series model which has been presented in the previous Section provides
an accurate description of the effects of RFI superimposed onto the opamp input
terminals. The aim of this Section is to extend the same approach in order to inves-
tigate the effects of RFI superimposed onto the input terminals and/or the power
supply rails. To this purpose, after some qualitative considerations on the effects of
the disturbances superimposed onto the opamp power supply rails, a Three-Input
Second-Order Volterra series model is derived. The predicted effects of RFI onto
the opamp power supply rails will be compared with the result of intermodulation
measurements. The results of this analysis have been published in [41].
3.3.1 Effects of EMI on the Opamp Power Supply Rails
The demodulation of RFI superimposed onto the input terminals in opamp negative
feedback circuits has been traced back to the nonlinear operation of the opamp
input differential pair. This assumption, which has been confirmed a posteriori by
experimental results, was based on two considerations about RF and low frequency
signal propagation within an opamp circuit (Section 3.1.1).
When RFI superimposed onto the opamp power supply rails is considered as
well, the above hypothesis should be reconsidered. In particular, it can be observed
that all the opamp amplifying stages are directly connected to the power supply
voltage, therefore each opamp stage is subjected to the same amount of RF distur-
bance superimposed onto the power supply rail and therefore, each opamp stage can
potentially generate the same amount of distortion. Nonetheless, the consideration
concerning the propagation of low frequency signals within an opamp circuit in Sec.
3.1.1 still holds, therefore, the assumption that the main contribution to the suscep-
tibility of an opamp circuit to RFI is mainly related to the differential pair nonlinear
operation holds even in the presence of RFI superimposed onto the opamp power
supply rails.
Furthermore, it should be observed that the distortion which is generated by an
amplifying stage in the presence of RFI superimposed both onto input terminals and
power supply voltages is mostly due to the cross-interaction (intermodulation) be-
tween RFI onto the input terminals and onto the power supply rails, i.e., the amount
of distortion is proportional to the product of the amplitudes of RFI superimposed
onto input and power supply voltages. Therefore, because of the filtering effect on
RFI superimposed onto the nominal signal path, the amount of cross-modulation
which is generated in the last opamp stages is very low even if the amplitude of RFI
superimposed onto the power supply voltage is rather high.
The above considerations lead to the conclusion that the main contribution to
the susceptibility of the overall opamp, even in this case, can be traced back to the
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input differential pair. Therefore it becomes essential to highlight the effects of RFI
superimposed onto the power supply rails in the differential pair operation. To this
purpose, in particular, the power supply voltage can no longer be considered as AC
ground and the effect of the parasitic capacitance CAL which is connected between
the power supply rails and the common source node should be properly taken into
account, as shown in the differential pair model in Fig. 3.15 and in its small-signal
equivalent in Fig. 3.16.
On the basis of this new differential pair model and on the opamp circuit macro-
model shown in Fig.3.2, a three input, Second-Order, Volterra series model is derived
in the following.
3.3.2 Model Derivation
In the following, the derivation of the Three-Input Second-Order Volterra series
opamp model for EMI susceptibility predictions is presented. This derivation in-
cludes the same steps which have been presented in Section 3.2.1: in particular, a
differential pair nonlinear model, which also includes the effects of EMI onto the
opamp power supply voltage, is firstly derived, then, the differential pair model is
employed to derive a model of a complete open-loop opamp and finally the open-
loop opamp circuit model is included in a general negative-feedback opamp circuit
model.
Differential Pair Model
The derivation of a model for the differential pair nonlinear operation is conceptually
similar to what has been presented above with reference to the Two-Input Volterra
series Model. In particular, considering the input tensor
X1(ω) = Vd(ω)
X2(ω) = Is(ω) (3.42)
and the differential pair output current Id(ω) as the system output Y (ω), the
frequency-domain Volterra kernels up to the second order are again expressed in
the form
H1(ω1) =
√
2βI0
H2(ω1) = 0
H11(ω1,ω2) = 0 H
12(ω1,ω2) =
1
2
√
β
2I0
H21(ω1,ω2) =
1
2
√
β
2I0
H22(ω1,ω2) = 0.
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Figure 3.15. Differential Pair Model for the investigation of the effects of RFI onto
the power supply rails.
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Figure 3.16. Differential Pair Small-Signal Model for the investigation of the
effects of RFI onto the power supply rails.
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The main difference arises in the expression of the effective differential pair bias
current. In the present analysis, the effects on this current of the fluctuations of
the power supply voltage should be included in order to derive the differential pair
second-order Volterra kernels referred to the tensor
X1(ω) = Vd(ω)
X2(ω) = Vcm(ω) (3.43)
X3(ω) = Val(ω)
which includes the opamp input signals and the power supply voltage.
The first order Volterra series expansion of iS is obtained from the frequency
domain analysis of the circuit shown in Fig. 3.16. Such a circuit is the small signal
equivalent circuit of the input differential pair.
Hence, the relationship among Is, Vcm and Val is given by
Is (ω) = Vcm (ω)
2gmjω(Cal + Cgnd)
jω (2Cgs + Cal + Cgnd) + 2gm
+
+Val (ω)
−2gmjωCal
jω (2Cgs + Cal + Cgnd) + 2gm
= Vcm (ω)Ycm (ω) + Val (ω)Yal (ω) (3.44)
where Cgs is the gate-to-source capacitance of each transistor of the pair.
At this point, the frequency domain Volterra kernels, as a function of the differ-
ential pair external inputs, are derived by the substitution of (3.44) in (3.42) and
by using the direct expansion method. These kernels take the form
H1(ω1) =
√
2βI0 = gm (3.45)
H2(ω1) = 0
H3(ω1) = 0
H11(ω1,ω2) = 0
H12(ω1,ω2) =
1
2
√
β
2I0
Ycm(ω2)
H13(ω1,ω2) =
1
2
√
β
2I0
Yal(ω2)
H21(ω1,ω2) =
1
2
√
β
2I0
Ycm(ω1)
H22(ω1,ω2) = 0
H23(ω1,ω2) = 0
H31(ω1,ω2) =
1
2
√
β
2I0
Yal(ω1)
H32(ω1,ω2) = 0
H33(ω1,ω2) = 0.
On the basis of these kernels, which describe the differential pair nonlinear op-
eration, an open-loop opamp Volterra model is derived in the following.
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Open-Loop Opamp Model
A CMOS opamp (see Fig.3.2) can be described by a set of Volterra kernels, which
can be derived by cascading the three-inputs Volterra system which describes the
input differential pair with the linear system that describes the following stages.
With reference to the input tensor Xk(ω)
X1(ω) = Vd(ω)
X2(ω) = Vcm(ω) (3.46)
X3(ω) = Val(ω)
and assuming the opamp output voltage Vout(ω) as the system output Y (ω), the
following Volterra kernels are derived
H1(ω1) = Ad(ω1) (3.47)
H2(ω1) = Acm(ω1)
H3(ω1) = Aal(ω1)
H11(ω1,ω2) = 0
H12(ω1,ω2) =
1
2
√
β
2I0
Ad(ω1+ω2)
gm
Ycm(ω2)
H13(ω1,ω2) =
1
2
√
β
2I0
Ad(ω1+ω2)
gm
Yal(ω2)
H21(ω1,ω2) =
1
2
√
β
2I0
Ad(ω1+ω2)
gm
Ycm(ω1)
H22(ω1,ω2) = 0
H23(ω1,ω2) = 0
H31(ω1,ω2) =
1
2
√
β
2I0
Ad(ω1+ω2)
gm
Yal(ω1)
H32(ω1,ω2) = 0
H33(ω1,ω2) = 0.
where
Ad(ω) =
Vout(ω)
Vd(ω)
is the opamp differential amplification,
Acm(ω) =
Vout(ω)
Vcm(ω)
is the opamp common mode amplification and
Aal(ω) =
Vout(ω)
Val(ω)
is the opamp power supply amplification. Such Volterra kernels provide a complete
description of an opamp and they can be employed in the evaluation of distortion
phenomena induced by RF interference.
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Negative Feedback Opamp Circuit Model
In this section a common CMOS opamp connected in a general negative feedback
configuration is considered and it is described in terms of Volterra kernels. The
expression of each Volterra kernel is derived on the basis of the Volterra kernels
previously derived for the open loop CMOS opamp. The analysis reported in the
following refers to the circuit shown in Fig.3.9, where the impedances Z1-Z4, the
load impedance ZL and the power supply impedance Zg are passive and linear.
As a first step, the input sources v+, v− and v′al, which are the elements of the
input tensor
X1(ω) = V
+(ω)
X2(ω) = V
−(ω) (3.48)
X3(ω) = V
′
al(ω),
have to be related with the opamp input signals, which are the elements of the
input tensor (3.46). Such a relationship can be derived with reference to the opamp
linear model shown in Fig.3.17 because a first order Volterra series expansion of the
inputs Vd(ω), Vcm(ω) and Val(ω) is sufficient to obtain a second order expansion of
the opamp output voltage.
The most general linear expressions for the opamp differential input voltage
Vd(ω), the common mode input voltage Vcm(ω) and for the power supply voltage
Figure 3.17. Operational Amplifier Linear Model.
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Val(ω) as a function of the external inputs V +(ω) and V −(ω) and V ′al(ω), can be
expressed in the form
Vd(ω) = G11(ω)V
+(ω) +G12(ω)V
−(ω) +G13(ω)V ′al(ω)
Vcm(ω) = G21(ω)V
+(ω) +G22(ω)V
−(ω) +G23(ω)V ′al(ω) (3.49)
Val(ω) = G31(ω)V
+(ω) +G32(ω)V
−(ω) +G33(ω)V ′al(ω).
In this expression the coefficients Gij(ω) can be derived from the analysis of the
circuit shown in Fig.3.9 where the opamp is described by the linear model shown in
3.17. In particular
G11(ω) =
Z4e(ω)
Z3(ω) + Z4e(ω)
D(ω) [Y1e(ω) + Y
′
2(ω)]
Y1e(ω) + Y ′2(ω) (1 + A
′
d(ω)D(ω)) + Y
′
3(ω)
(3.50)
G12(ω) =
Zcm(ω)
Zcm(ω) + Z1(ω)
D(ω)Y1e(ω)
Y1e(ω) + Y ′2(ω) (1 + A
′
d(ω)D(ω)) + Y
′
3(ω)
(3.51)
G13(ω) = B(ω)Aal(ω) (3.52)
G21(ω) =
Z4e(ω)
Z3(ω) + Z4e(ω)
D(ω) [Y1e(ω) + Y
′
2(ω) (1 + 2A
′
d(ω))] + Y
′
3(ω)
2 [Y1e(ω) + Y ′2(ω) (1 + A
′
d(ω)D(ω)) + Y
′
3(ω)]
(3.53)
G22(ω) =
Zcm(ω)
Zcm(ω) + Z1(ω)
(2−D(ω))Y1e(ω)
2 [Y1e(ω) + Y ′2(ω) (1 + A
′
d(ω)D(ω)) + Y
′
3(ω)]
(3.54)
G23(ω) =
B(ω) + 2B′(ω)
2
Aal(ω) (3.55)
G33(ω) =
Zal(ω)
Zal(ω) + Zg(ω)
(3.56)
in which
Z1e(ω) =
Z1(ω)Zcm(ω)
Z1(ω) + Zcm(ω)
(3.57)
Z4e(ω) =
Z4(ω)Zcm(ω)
Z4(ω) + Zcm(ω)
(3.58)
Z3e(ω) =
Z3(ω)Z4e(ω)
Z3(ω) + Z4e(ω)
(3.59)
Y ′2(ω) =
1
Z2(ω) +
1
Yo(ω)+YL(ω)
(3.60)
Y ′3(ω) =
1
Z3e(ω) + Zd(ω)
(3.61)
A′d(ω) = Ad(ω)
ZL(ω)
ZL(ω) + Zo(ω)
(3.62)
D(ω) =
Zd(ω)
Z3e(ω) + Zd(ω)
(3.63)
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B(ω) = − Zd(ω)
Zd(ω) + Z3e(ω)
B′(ω) (3.64)
B′(ω) =
Z ′L(ω)
Z0(ω) + Z ′L(ω)
Z ′i(ω)
Z ′i(ω) + Z2(ω)
(3.65)
Z ′i(ω) =
Z1(ω) (Z3e(ω) + Zd(ω))
Z1(ω) + Z3e(ω) + Zd
(3.66)
χ(ω) =
Z0(ω)
Z0(ω) + Z ′L(ω)
(3.67)
and
Z ′L(ω) =
ZL(ω)(Z2(ω) + Z
′
i(ω))
ZL(ω) + Z2(ω) + Z ′i(ω)
. (3.68)
In addition G31(ω) = G32(ω) = 0 because the opamp power supply voltage does not
depend on the opamp input voltages.
Therefore, the kernels up to the second order can be expressed as
H1(ω1) =
Ad(ω1) + A0(ω1)
1 +B(ω1)Ad(ω1)
+ Acm(ω1)G21(ω1)χ(ω1) (3.69)
H2(ω1) =
(B(ω1)− 1)Ad(ω1)
1 +B(ω1)Ad(ω1)
+ Acm(ω1)G22(ω1)χ(ω1)
H3(ω1) = Aal(ω1)G33(ω1)
H11(ω1,ω2) = H0(ω1 + ω2) [G11(ω1)G21(ω2)Ycm(ω2) +G21(ω1)G11(ω2)Ycm(ω1)]
H12(ω1,ω2) = H0(ω1 + ω2) [G12(ω1)G21(ω2)Ycm(ω2) +G11(ω1)G22(ω2)Ycm(ω2)]
H13(ω1,ω2) = H0(ω1 + ω2) [G11(ω1)G33(ω2)Yal(ω2) +G11(ω1)G23(ω2)Ycm(ω2)]
H21(ω1,ω2) = H0(ω1 + ω2) [G12(ω2)G21(ω1)Ycm(ω1) +G11(ω2)G22(ω1)Ycm(ω1)]
H22(ω1,ω2) = H0(ω1 + ω2) [G12(ω1)G22(ω2)Ycm(ω2) +G12(ω2)G22(ω1)Ycm(ω1)]
H23(ω1,ω2) = H0(ω1 + ω2) [G12(ω1)G33(ω2)Yal(ω2) +G12(ω1)G23(ω2)Ycm(ω2)]
H31(ω1,ω2) = H0(ω1 + ω2) [G11(ω2)G33(ω1)Yal(ω1) +G11(ω2)G23(ω1)Ycm(ω1)]
H32(ω1,ω2) = H0(ω1 + ω2) [G12(ω2)G33(ω1)Yal(ω1) +G12(ω2)G23(ω1)Ycm(ω1)]
H32(ω1,ω2) = H0(ω1 + ω2) [G12(ω2)G33(ω1)Yal(ω1) +G12(ω2)G23(ω1)Ycm(ω1)]
H33(ω1,ω2) = H0(ω1 + ω2) [G13(ω1)G33(ω2)Yal(ω2) +G13(ω1)G23(ω2)Ycm(ω2)+
+G13(ω2)G33(ω1)Yal(ω1) +G13(ω2)G23(ω1)Ycm(ω1)]
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where
A0(ω) =
Z4e(ω)
Z3(ω) + Z4e(ω)
(3.70)
Z1e(ω) ‖ (Z2(ω) + Z0(ω) ‖ ZL(ω))
Zd(ω) + Z1e(ω) ‖ (Z2(ω) + Z0(ω) ‖ ZL(ω))
ZL(ω) ‖ Z0(ω)
Z2(ω) + ZL(ω) ‖ Z0
H0(ω) =
1
4I0
(
1 +
Z3(ω)
Z4(ω)
)[
Ad(ω) + A0(ω)
1 + B(ω)Ad(ω)
+ Acm(ω)G21(ω)χ(ω)
]
. (3.71)
In the following the Volterra kernels derived above are employed to investigate the
effects of RF interference added simultaneously to the opamp input nominal signals
and to the power supply voltage.
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3.3.3 Demodulation of RFI in Feedback Opamps
The case of two-tone RF interference added simultaneously to a feedback opamp
input nominal signals and to the power supply voltage is now considered. For such
a case, the expression of the DC output offset voltage and that of the intermodulation
products, which are located inside the opamp bandwidth, are derived. The analysis
of such a specific case highlights some criteria that are useful to design opamp
immune to EMI. These criteria will be discussed more deeply in the next Chapter.
Intermodulation Products
Each input port of the circuit shown in Fig.3.9 is driven by a two tone RF signal
superimposed onto a DC voltage. The angular frequencies of each tone (ω1 and
ω2) are chosen so that |Ad(ω1)| ¿ 1 and |Ad(ω2)| ¿ 1 while |Ad(ω′1 − ω2)| À 1
i.e. ω1 and ω2 are out of the opamp bandwidth while their difference is inside the
bandwidth.
In particular, the input tensor can be written in the form
V + = 2piδ(ω)V +DC + (3.72)
+ 2pi
δ(ω − ω0)e−jϕ11 + δ(ω + ω0)ejϕ11
2
V11 +
+ 2pi
δ(ω − ω′0)e−jϕ21 + δ(ω + ω′0)ejϕ21
2
V21
V − = 2piδ(ω)V −DC +
+ 2pi
δ(ω − ω0)e−jϕ12 + δ(ω + ω0)ejϕ12
2
V12 +
+ 2pi
δ(ω − ω′0)e−jϕ22 + δ(ω + ω′0)ejϕ22
2
V22
Val = 2piδ(ω)Val,DC +
+ 2pi
δ(ω − ω0)e−jϕ13 + δ(ω + ω0)ejϕ13
2
V13 +
+ 2pi
δ(ω − ω′0)e−jϕ23 + δ(ω + ω′0)ejϕ23
2
V23
where Vij are the peak amplitudes of the RF interference components at frequency
ω0 (for i = 1) or ω′0 (for i = 2) superimposed on voltage V + (j = 1), V − (j = 2)
or Val (j = 3), ϕij are the phase shifts of the previous components with respect to
an arbitrary phase reference and V +DC, V
−
DC and Val,DC are respectively the nominal
DC values of the voltages V +, V − and Val. In the following, the frequencies of the
two tones are assumed to be closely spaced, i.e. ω0 ' ω′0 ' ω∗ and the fluctuation
of each function of interest is neglected (f(ω0) ' f(ω′0) ' f(ω∗)).
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Both the DC output offset voltage and the demodulated output signal can be
derived by using the expressions of the input signals given in (3.72). In particular,
the DC output offset voltage (Voff) can be expressed in the form
Voff =
1
2
|Hcm(0,ω∗)| |S1| cos ( 6 Hcm(0,ω∗)S1)
+
1
2
|Hal(0,ω∗)| |S2| cos ( 6 Hal(0,ω∗)S2) (3.73)
in which
S1 =
3∑
i=1
3∑
j=i
(
V1iV1jΓij(ω
∗)ej(ϕ1i−ϕ1j) + V2iV2jΓij(ω∗)ej(ϕ2i−ϕ2j)
)
(3.74)
S2 =
3∑
i=1
3∑
j=i
(
V1iV1jΓ
′
ij(ω
∗)ej(ϕ1i−ϕ1j) + V2iV2jΓ ′ij(ω
∗)ej(ϕ2i−ϕ2j)
)
(3.75)
Γ11 = G11G21
Γ12 = G12G21 +G11G22
Γ13 = G11G23
Γ22 = G12G22
Γ23 = G12G23
Γ33 = G13G23
Γ ′11 = 0
Γ ′12 = 0
Γ ′13 = G11G33
Γ ′22 = 0
Γ ′23 = G12G33
Γ ′33 = G13G33
In the same expression the term
Hcm(ω1,ω2) =
1
4I0
2gmjω2(Cal + Cgnd)
jω2 (2Cgs + Cal + Cgnd) + 2gm
(3.76)(
1 +
Z3(ω1)
Z4(ω1)
)[
Ad(ω1) + A0(ω1)
1 +B(ω1)Ad(ω1)
+ Acm(ω1)G21(ω1)χ(ω1)
]
' 1
4I0
2gmjω2(Cal + Cgnd)
jω2 (2Cgs + Cal + Cgnd) + 2gm
(
1 +
Z3(ω1)
Z4(ω1)
)
Ad(ω1)
1 + B(ω1)Ad(ω1)
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and
Hal(ω1,ω2) =
1
4I0
−2gmjω2Cal
jω2 (2Cgs + Cal + Cgnd) + 2gm
(3.77)(
1 +
Z3(ω1)
Z4(ω1)
)[
Ad(ω1) + A0(ω1)
1 +B(ω1)Ad(ω1)
+ Acm(ω1)G21(ω1)χ(ω1)
]
' 1
4I0
−2gmjω2Cal
jω2 (2Cgs + Cal + Cgnd) + 2gm
(
1 +
Z3(ω1)
Z4(ω1)
)
Ad(ω1)
1 +B(ω1)Ad(ω1)
multiply each term of (3.73) and they depend on circuit design parameters in a
straightforward way. For this reason, if the magnitudes ofHcm(ω1,ω2) andHal(ω1,ω2)
are kept to a minimum by a proper circuit design, an improvement of the immu-
nity of any opamp circuit to RF interference can be achieved, independently on
the particular feedback configuration employed and on the different amplitudes or
reciprocal phase shifts of the different RFI components superimposed on V +, V −
and Val.
In a similar way, the intermodulation products, with frequency ω0 − ω′0, can be
expressed in the time domain as follows
vINT(t) = |Hcm(ωd,ω∗)| |S1| cos (ωdt+ 6 Hcm(ωd,ω∗)S1) +
+ |Hal(ωd,ω∗)| |S2| cos (ωdt+ 6 Hal(ωd,ω∗)S2)
where
ωd = ω0 − ω′0.
The magnitudes of the terms Hcm(ω1,ω2) and Hal(ω1,ω2) multiply once again each
contribution to the overall peak amplitude of the intermodulation products. Thus, if
the magnitude of such terms is reduced by a proper circuit design, also the amplitude
of intermodulation products are reduced. The aspects related with the reduction of
the susceptibility to EMI by design will be presented in detail in the next Chapter.
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3.3.4 Model Validation
This section shows the results of intermodulation measurements performed on a
CMOS folded cascode opamp connected in the voltage follower configuration in the
presence of CW RF signals added simultaneously to the nominal input signal and
to the power supply voltage. The results of these measurements are compared with
the model predictions.
The Device Under Test
A CMOS folded cascode opamp connected in the voltage follower configuration was
chosen as a device under test (DUT). This circuit, whose schematic is shown in Fig.
3.10, is made up by a nMOS differential pair input stage (M1-M3) which is followed
by a cascode gain stage (M4-M11) and by an output current-gain source follower
stage (M12-M13). All the DC bias voltages, which are necessary for the operation of
the circuit, are provided by the bias network (M14-M19). An on-chip compensation
capacitor is connected between the high impedance output of the gain stage and
ground (C).
Such a circuit was designed and fabricated in a standard BiCMOS technology
process and the electrical characteristic of this opamp are reported in Table 3.2.
M1 M2
C
M1
M8
M6
M11
M9
M10
M13
M4
M7
M5
M3
M12
M18 M14 M15
R
M19 M17 M16
Vout
Vin
VDD
GND
Figure 3.18. Designed Folded Cascode Operational Amplifier.
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Parameter Value
Differential Amplification Ad 88dB
Phase Margin 90◦
CMRR 120dB
PSRR 110dB
Slew Rate 3 V/µs
Maximum Output Current 400µA
Gain-Bandwidth Product 5MHz
Table 3.2. Electrical characteristics of the designed Folded Cascode opamp.
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Prediction of RFI Demodulation in the DUT
The Three-Input Volterra series model of a general feedback opamp which has been
derived above is employed to derive the expression of the intermodulation product
which is added to the nominal output voltage of the voltage follower described in
Section 3.3.4 when CW RF signals with different frequencies are superimposed to
the input nominal signal and to the power supply voltage.
With reference to the voltage follower circuit shown in Fig. 3.19, the input tensor
has the form
V + = 2pi
δ(ω − ω0) + δ(ω + ω0)
2
Vin + 2piδ(ω)VIN (3.78)
V − = 0 (3.79)
V ′al = 2pi
δ(ω − ω′0) + δ(ω + ω′0)
2
Vdd + 2piδ(ω)VDD, (3.80)
only the second order kernels H11, H13, H31 and H33 have to be taken into account.
Among these kernels, H11 and H33 are responsible of the DC output voltage shift,
while the kernels H13 and H31, which are the same kernel with permuted variables,
are responsible of the cross modulation terms.
Exprs. (3.50), (3.55) and (3.56) can be simplified for the voltage follower config-
uration as
G11 =
Ycm + Y0 + YL
Ycm + (Ycm + Y0 + YL)(1 +Ad) + Yd
, (3.81)
G23 =
1
2
Aal
Z ′L
Z ′L + Z0
, (3.82)
+
vd Zin
+
Zo
A v +A v +
+A v
d d cm cm
al al
ZL
Zg
Zal
val
+
v
+
v’al
+
-
Figure 3.19. Voltage follower operational amplifier configuration.
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G33 =
Zal
Zal + Zg
(3.83)
where
Z ′L =
ZLZd
ZL + Zd
.
Now, the expressions of H13, H31 and the input tensor (3.79) are employed in (2.21)
to derive the the intermodulation product:
Vout,int =
VinVdd
2
|H0(ω′0 − ω0)| (3.84)
|[G11(ω0)G33(ω′0)Yal(ω′0) +G11(ω0)G23(−ω′0)Ycm(ω′0)]| .
Since the opamp described in (3.3.4) shows a power supply supply amplification
Aal ¿ 1 the second term of (3.84) in the square brackets is negligible if compared
to the first one and (3.84) becomes
Vout,int =
VinVdd
2
|H0(ω′0 − ω0)G11(ω0)G33(ω′0)Yal(ω′0)| = (3.85)
' VinVdd
2
1
4I0
∣∣∣∣ Zal(ω′0)Zal(ω′0) + Zg(ω′0)
∣∣∣∣ 2gmω′0Cal√
ω′20 (2Cgs + Cal + Cgnd)
2 + 4g2m
.
This expression has been derived assuming |Yd(ω0)| ¿ |Y0(ω0) + YL(ω0)| and con-
sidering |Acm(ω′0 − ω0)| ¿ 1. Furthermore, the frequencies of the RF signals su-
perimposed on the opamp nominal input voltage and on the power supply voltage
are assumed to be out of the opamp bandwidth (|Ad(ω0)| ¿ 1, |Ad(ω′0)| ¿ 1),
while their difference ω′0 − ω0 is supposed to be within the opamp bandwidth
(|Ad(ω′0 − ω0)| À 1).
The predictions on the amplitude of RFI-induced intermodulation products ob-
tained from (3.85) will be compared in the following with the results of on-chip
measurements which have been carried out on the DUT.
Measurement Results
The effect of RF interference on the operation of such a circuit was experimentally
characterized by the superposition of a CW RF signal with angular frequency ω0
on the voltage follower input nominal voltage and a CW RF signal with angular
frequency ω′0 on the DC power supply voltage. In particular the stimuli are expressed
as
v+(t) = VIN + Vin cos(ω0t) (3.86)
v′al(t) = VDD + Vdd cos(ω
′
0t) (3.87)
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where VIN and VDD are respectively the nominal DC values of the input and of the
power supply voltage while Vin and Vdd are the peak amplitudes of the RF signals
superimposed on the input signal and on the power supply voltage.
Two RF signals of different frequency are selected in order to perform the mea-
surement of the intermodulation products, which are superimposed to the output
nominal signal. This choice is preferable to the measurement of the DC output offset
voltage, which is induced by two CW RF signals with the same frequency, because
in the last case such a DC output offset voltage depends on the relative phase shift
of the two RF signals. This fact, makes the measurement of the DC output offset
voltage scarcely repeatable.
The intermodulation product was measured by the test setup shown in Fig.3.20
which includes a microwave probe station [36], two RF signal sources [39] whose
impedance is Rg = 50Ω, a multi-channel DC power supply [38] and a spectrum
analyzer [42]. In this bench, the opamp input ground-signal-ground (GSG) pads
on wafer (see Fig. 3.20) are contacted by an RF probe [37], which is connected
to the output port of a bias tee. The bias tee DC input port is connected to a
channel of the DC power supply (voltage VIN), while the bias tee RF input port is
connected to the RF source (Vin). In this way the input signal (3.86) is obtained.
Similarly, the power supply GSG pads of the opamp (see Fig.3.20) are contacted
by an RF probe which is connected to the output port of a bias tee. The bias tee
DC input port is connected to a channel of the DC power supply (voltage VDD),
while the bias tee RF input port is connected to the RF source (Vdd). Finally, the
opamp output pad is contacted by a low-frequency probe which is connected via a
DC block capacitor to the input of a spectrum analyzer. A low frequency probe has
been employed in order to measure the output voltage as, it has been previously
verified by RF measurements that the amplitude of RFI superimposed onto the
opamp output voltage is very low. Therefore, the presence of the low frequency
probe does not affect RFI propagation in the opamp circuit. Furthermore, the band
of the low frequency probe is large enough for the measurement of the low frequency
(200kHz) intermodulation products which are considered in the following.
The measurement of the intermodulation product generated in the voltage fol-
lower was performed for f0 = 200MHz, f ′0 = 200.2MHz and f0 = 500MHz, f ′0 =
500.2MHz. In both cases the frequency spacing is 200kHz and it is within the opamp
bandwidth.
The amplitude of the intermodulation product on the opamp output voltage was
measured by the spectrum analyzer versus the amplitude of the RF signals injected
on the voltage follower input port and on the power supply port. In particular,
Fig. 3.21 and 3.22 show the amplitude of the intermodulation product (peak value)
versus the amplitude (peak value) of the RF signal superimposed on the opamp
power supply voltage for several values of the amplitude (peak value) of the RF
signal superimposed on the opamp input terminal.
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The same figures show the prediction of the intermodulation product amplitude,
which has been predicted by the Three-Input Volterra series model presented above.
It can be observed that the proposed approach achieves a good agreement with
experimental measurements if small amplitude interference is considered and it gives
still good results as long as the transistors which make up the input differential pair
work in the saturation region. The disagreement between model prediction and
experimental results for a high level of injected RFI is due to high order distortion
which is not taken into account in the second-order Volterra series analysis.
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Figure 3.20. Measurement setup.
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Figure 3.21. Amplitude of the intermodulation product (200kHz) versus the am-
plitude of the CW (200.2MHz) RF signal superimposed on the opamp power supply
voltage is plotted for different values of the amplitude of the CW (200MHz) RF
signal superimposed on the opamp input terminal (Folded Cascode Operational
Amplifier connected voltage follower configuration). Points refer to experimental
results while lines refer to model predictions
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Figure 3.22. Amplitude of the intermodulation product (200kHz) versus the am-
plitude of the CW (500.2MHz) RF signal superimposed on the opamp power supply
voltage is plotted for different values of the amplitude of the CW (500MHz) RF sig-
nal superimposed on the opamp input terminal (Folded Cascode Operational Am-
plifier connected in the voltage follower configuration). Points refer to experimental
results while lines refer to model predictions
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3.3.5 Conclusions
The effect of RF interference superimposed simultaneously on the input nominal
signals and on the power supply voltage of opamps has been investigated and a new
nonlinear model of CMOS feedback opamps has been presented. Such a model is
based on a complete second order, three-input Volterra series representation of the
nonlinear operation of the opamp input differential pair.
The proposed model grants a relationship among circuit parameters, parasitic
elements and the intermodulation products, which are induced on the opamp output
voltage by RF interference. As a consequence, such a model enable the designer to
increase the immunity of opamp circuits to EMI.
The model predictions have been compared with the results of measurements
carried on a folded cascode opamp connected in the voltage follower configuration
which has been designed and fabricated by a 1µm standard BiCMOS technology
process. A good agreement between experimental results and model predictions has
been observed.
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3.4 Closed-Form Large-Signal Model
of RFI-Induced Distortion in CMOS Opamps
Even though the Volterra series opamp models which have been presented above can
be very useful to IC designers in order to relate the susceptibility of opamp circuits
to design parameters and parasitic elements, both these models suffer of intrinsic
limitations when high amplitude RF interference is considered. In particular, as
it has been observed above, Volterra series models are based on a polynomial ap-
proximation of the nonlinear characteristics of active devices therefore they do not
capture properly the switching behavior of MOS transistors. When the amplitude of
RFI is high enough to excite such switching behavior, i.e., it is high enough to turn
off the opamp input devices, the accuracy of Volterra series models is very poor,
even if higher order Volterra kernels would be included.
In present day low-voltage and very low voltage analog integrated circuits, how-
ever, the amplitude of RFI is very often comparable or even higher than the ampli-
tude of nominal signals, therefore, the switching effects which have been described
above should be considered in an RFI-oriented opamp model. In order to highlight
these effects, a new modelling approach is required.
In recent years, a new operational amplifier nonlinear model that is suitable to
the prediction of the RFI-induced offset voltage in linear feedback opamp circuits
subjected to arbitrary amplitude RFI has been presented by Fiori [20]. This model
provides a very good description of the nonlinear behavior of opamp circuits sub-
jected to EMI and its predictions are in very good agreement with experimental data
but it does not provide a closed form expression of RFI-induced offset voltage and
the results which are provided are valid only under high-frequency RFI excitation.
In the following, after the results obtained by Fiori in [20] are summarized, a
frequency dependent description of the RFI propagation within an opamp circuit is
presented and a new MOS transistor model which captures the switching effects of
MOS transistors under large signal RFI excitation is proposed. On the basis of these
tools, the approach which has been adopted in [20] is employed and a frequency-
dependent closed-form expression of the RFI induced offset in opamp circuits is
derived. Finally, the prediction which have been obtained by the closed-form ex-
pression which has been presented are compared with the results of experimental
tests which have been carried out by on wafer direct injection CW RFI measure-
ments on three different opamp circuits which have been designed to this purpose
with reference to the smart power BCD3s technology [35].
The information which is obtained from this model will be exploited in the
next Chapter in the derivation design criteria which are suitable to enhance the
susceptibility to EMI of opamp circuits.
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3.4.1 Previous Results
In this Section, the results which have been obtained by Fiori in [20] and which will
be employed in the following are presented.
In order to derive the new large-signal opamp model in [20], the nonlinear behav-
ior of the opamp input differential pair has been taken into account, while the other
opamp stages have been assumed to be linear. Therefore, the CMOS opamp circuit
in Fig.3.23, which includes a differential pair that feeds a linear transimpedance
amplifier has been referred to.
With reference to this model, the differential pair M1-M2 is made up of two
source-coupled MOS transistors which are considered to be perfectly matched and
at the same temperature. The gate terminals of M1 and M2 are driven by the input
voltages v+(t) and v−(t) while their source terminals are biased by transistor M3
which acts as a current source IB.
The differential current
iD(t) = iD1(t)− iD2(t)
drives the input of the transimpedance amplifier ZS(ω) which provides the opamp
output voltage v0(t). The transimpedance ZS(ω) is assumed to be very high (ideally
M1 M2
IB
Z ( )S w
S
M3
v0
VDD
v (t)-
IB
iD1 iD2
M4
v (t)+
Figure 3.23. RFI-oriented opamp model.
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infinite) within the opamp bandwidth, while it is assumed to be very low (ideally
zero) out of the opamp bandwidth.
On the basis of the opamp macromodel in Fig.3.23, the RFI-induced offset in
opamp circuits can be obtained by the approach proposed in [20]. This approach,
which can be adopted for a general negative feedback opamp circuit, is now illus-
trated with reference to the voltage follower opamp circuit in Fig.3.24 to fix the
ideas.
According with [20], the generation of the RFI induced offset can be regarded
as follows: as the DC transimpedance ZS(0) is very high (ideally infinite), the mean
value of the differential current i¯D is strongly amplified by the transimpedance net-
work. As the output voltage is fed back to the opamp inverting input, the conse-
quent change in the opamp output voltage tends to compensate the mean value of
the differential current which has induced it. In other words, the mean value of the
differential current is kept very small (ideally zero) by a high-gain negative feedback
loop, therefore
i¯D1 = i¯D2. (3.88)
On the contrary, the propagation of RFI is not affected by negative feedback.
In fact, since the RF component of the differential current is blocked by the tran-
simpedance amplifier ZS(ω) and the RF component of the opamp output voltage is
negligible. As the RFI which is superimposed onto the gate-to-source voltages of M1
and M2 induces changes in the mean value of the drain currents, the RFI-induced
input offset voltage can be regarded as the DC voltage which is provided by the
feedback to compensate the effects of distortion in order to keep to zero the mean
value of the differential current.
On the basis of this reasoning, the RFI induced input offset voltage can be evalu-
ated equating the mean values of the drain currents of M1 and M2 in the presence of
RFI superimposed onto vGS1 and vGS2, then solving this equation for the DC differ-
ential voltage which is provided by the feedback network. This evaluation has been
performed numerically in [20], employing an expression of RFI superimposed onto
vGS1 and vGS2 which has been evaluated under a high-frequency RFI assumption.
In the following, a new model of the MOS transistor nonlinear operation will be
presented which provides a closed-form expression of the RFI induced offset. Fur-
thermore, the dependency on frequency of RFI superimposed onto vGS1 and vGS2
will be also considered.
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Figure 3.24. Voltage Follower Opamp circuit.
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3.4.2 RFI Propagation in MOS Differential Pairs
In order to overcome the high frequency limitation of the approach proposed in
[20], a frequency-dependent expression of the RF CW signals which excite the gate-
to-source voltages of the input transistors of the differential pair in Fig. 3.23 is
required.
This expression, which should be rigourously derived by frequency-domain large
signal analysis, in practice can be effectively and accurately obtained from a small-
signal linear circuit analysis in the frequency domain. In fact, due to their bandwidth
limitations, CMOS opamps can be regarded as passive devices at RF and only
their linear parasitic elements play a significative (typically filtering) role in the
propagation of RFI. Furthermore, for the same reason, the high-frequency RFI which
might be generated by the high-order distortion of active devices does not propagate
through a CMOS opamp and therefore does not affect its operation.
With reference to the general passive negative feedback opamp circuit in Fig.3.25,
the CW RFI which is superimposed onto the opamp inverting and non-inverting
input voltages (v− and v+) can be expressed in the frequency domain in terms of
the RF signals which are superimposed onto the input voltages of the overall circuit
vIN1 and vIN2. Such an analysis has been already detailed with reference to Volterra
series models in previous Sections and it is not be repeated in the following where
the frequency domain expressions V +RF(ω) and V
−
RF(ω) of the CW RF voltages that
are superimposed onto the opamp input voltages are assumed to be known.
On the basis of V +RF(ω) and V
−
RF(ω), the frequency domain expression of the CW
RFI that is superimposed onto the gate-to-source voltages of transistors M1 and
M2 in Fig.3.23 can be derived with reference to the small signal equivalent circuit
of the differential pair in Fig.3.26, which include all the parasitic capacitances of
transistors M1, M2 and M3.
Z3
Z1
Z2
ZL
vIN2
vO
-
+
vIN1
v+
v-
Figure 3.25. Linear Feedback Opamp Circuit.
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Figure 3.26. Small-signal equivalent circuit of CMOS differential pairs with para-
sitic capacitances. a) nMOS differential pair b) pMOS differential pair.
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In particular, from the frequency domain analysis of the circuit in Fig.3.4, the
CW RF disturbances which are superimposed onto the gate-to-source voltages of
transistors M1 and M2 can be written as follows
Vgs1,RF(ω) = α1(ω) V
+
RF(ω) + (1− α2(ω)) V −RF(ω)
Vgs2,RF(ω) = (1− α1(ω)) V +RF(ω) + α2(ω) V −RF(ω)
(3.89)
in which
αi(ω) =
gm + jω (C + Cgsi)
2gm + jω (C + Cgs1 + Cgs2)
i = 1,2 (3.90)
where gm is the small-signal transconductance of M1 and M2 and
C = Cdb3 + CAL in nMOS differential pairs
C = Cdb3 + CGND in pMOS differential pairs.
It can be observed from Eqn. (3.90) that
Cgs1 = Cgs2 = Cgs =⇒ α1(ω) = α2(ω) = α(ω).
Expressions (3.89) provide the effective amplitude of RFI superimposed onto the
gate-to-source voltages of the input devices as a function of frequency. The effect
of the nonlinearities in the propagation of RFI can be taken into account in (3.90)
replacing small-signal parameters gm,Cgs and C in (3.90) with the corresponding
amplitude dependent large-signal parameters g˜m,C˜gs and C˜, according with the ap-
proach which is presented in [21]. However, as it can be observed in Fig.3.27 where
the ratio of large signal parameters and small signal parameter is plotted versus
the peak amplitude of CW RF signals superimposed onto the nominal signal is pre-
sented, the impact of such a correction on the accuracy of the analysis is very small
and it will not be employed in the following. The details of the large signal analysis
which has been employed in order to derive the results plotted in Fig.3.27 have been
reported in Appendix 3A.
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Figure 3.27. Large signal parameters normalized with respect to the corresponding
small signal parameter g˜mgm , continuous line,
C˜gs
Cgs
, dot-dashed and C˜C , dashed versus
RF input peak amplitude normalized with respect to the DC input
(
Vgs,RF
VGS,DC
,
Vc,RF
VC,DC
)
.
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If
ω >
gm
C + Cgs1 + Cgs2
,
then
α(ω) = α =
C + Cgs
C + 2Cgs
=
C
Cgs
+ 1
C
Cgs
+ 2
,
i.e. α is a real, frequency independent quantity that is only determined by the ratio
of the parasitic capacitances of the differential pair. Finally, it can be observed that
lim
C
Cgs
→0
α = lim
C
Cgs
→0
αi(ω) =
1
2
(3.91)
independently of frequency.
The above considerations on αi(ω) will be employed in the following to provide
information on the role played by the parasitic capacitances of the differential pair
in the susceptibility to RFI of opamp circuits.
3.4.3 Exponential MOS Transistor Model
In order to derive a closed-form expression of the RFI-induced offset shift in CMOS
opamps on the basis of the approach proposed in [20], a new analysis-oriented model
of MOS transistors working in the subthreshold and in the saturation region is
proposed.
In particular, with reference to Fig.3.28, it is assumed that drain current iD can
be written in terms of the gate-to-source voltage vGS as
iD = ID0 e
vGS
VF for nMOS transistors
iD = ID0 e
− vGS
VF for pMOS transistors
(3.92)
where ID0 and VF are model parameters which can be determined with reference to
the nominal DC bias point (VGS,ID) and to the small-signal transconductance gm of
the MOS transistors in the differential pair imposing{
iD|vGS=VGS = ID
∂iD
∂vGS
∣∣∣
vGS=VGS
= gm.
(3.93)
On the basis of Eqn.(3.92), ID0 and VF for a nMOS transistor can be expressed
in terms of VGS, ID and gm as{
VF =
ID
gm
ID0 = ID e
− gmVGS
ID .
(3.94)
86
3 – Prediction of Operational Amplifier Susceptibility to RFI
a) b)
G
D
S
G
S
D
iD
iDvGS
vGS
Figure 3.28. MOS Transistors.
The DC bias point (VGS,ID) and the small-signal transconductance gm can be
expressed in terms of technology and design parameters by a physic-based MOS
transistor model. In particular, on the basis of the physic-based model for an nMOS
transistor in the saturation region
iD = β (vGS − VT)2 , (3.95)
in which
β =
µnCox
2
W
L
where µn is the mobility of electrons in nMOS devices, Cox is the capacitance of the
gate oxide per unit of area and W and L are respectively the width and the length
of the gate area of the MOS devices of the pair and VT is the threshold voltage, the
small signal transconductance can be expressed as
gm = 2
√
βID,
therefore Eqn.(3.94) can be written as VF =
1
2
√
ID
β
ID0 = ID e
−2
(
1+VT
√
β
ID
)
.
(3.96)
Furthermore, if an experimental DC characterization of an MOS transistor is
available, ID0 and VF can be determined in order to achieve the best fit of the model
of Eqn.(3.92) with the experimental DC characteristic of the MOS transistors.
The model of the MOS transistor which has been presented in (3.92) is employed
in the following for the evaluation of the RFI induced offset in CMOS opamps.
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3.4.4 Offset Voltage Evaluation
On the basis of the MOS transistor model which has been presented in Eqn.(3.92), a
closed-form expression of the RFI induced offset voltage in a CMOS opamp can be
evaluated with the approach which has been presented in [20] and which has been
summarized in Section 3.4.1.
On the basis of this reasoning, the RFI induced input offset voltage can be
evaluated equating the mean values of the drain currents of M1 and M2 in the
presence of RFI superimposed onto vGS1 and vGS2, then solving this equation for the
DC differential voltage which is provided by the feedback network. If the iD(vGS)
expression in Eqn.(3.92) is employed and the gate-to-source voltages of M1 and M2
are written as
vGS1(t) = VGS1,DC + |Vgs1,RF| cos(ωt)
vGS2(t) = VGS2,DC + |Vgs2,RF| cos(ωt+ ϕ) (3.97)
where VGSi,DC are the DC values of the gate-to-source voltages, |Vgsi,RF| are the peak
amplitudes of the CW RFI which have been derived in (3.89) and, again from (3.89),
ϕ = 6 Vgs2,RF − 6 Vgs1,RF,
Eqn.(3.88) takes the form
1
T
∫ T
0
ID0e
VGS1,DC+|Vgs1,RF| cosωt
VF dt =
1
T
∫ T
0
ID0e
VGS2,DC+|Vgs2,RF| cos(ωt+ϕ)
VF dt (3.98)
where T = 2pi
ω
. Solving the integrals, Eqn.(3.98) becomes
e
VGS1,DC
VF I0
( |Vgs1,RF|
VF
)
= e
VGS2,DC
VF I0
( |Vgs2,RF|
VF
)
(3.99)
where In(x) is the modified Bessel function of the first kind of order n.
From Eqn.(3.99), through elementary algebraic manipulations, the RFI induced
DC offset voltage ∆Voff = VGS1,DC − VGS2,DC can be expressed as
∆Voff = VF ln
I0
( |Vgs2,RF|
VF
)
I0
( |Vgs1,RF|
VF
) (3.100)
Eqn.(3.100) provides a very compact expression for the RFI-induced offset volt-
age in a CMOS opamp and can be employed both to predict the susceptibility to
RFI of a given opamp circuit and to relate this susceptibility to design parameters
and parasitics.
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3.4.5 Model Validation
The large signal analytical model for the prediction of EMI induced distortion in
feedback opamp circuits which has been presented above will be validated by com-
parison of model prediction and experimental results which have been obtained with
reference to three different widely employed opamp circuit topologies.
Devices Under Test
In order to validate the new model, three opamp circuits have been considered:
an nMOS-Input Miller opamp, a pMOS-Input Miller opamp and an nMOS-input
Folded Cascode opamp. The schematic views of these three circuits are reported in
Fig.3.29, Fig.3.30 and Fig.3.31 respectively while their main electrical parameters
are shown in Table 3.3. All these circuits have been connected in the voltage follower
configuration, as shown in Fig.3.24 and have been integrated on silicon in the 1µm
technology process BCD3s [35]. In Fig.3.32 a die photo of the pMOS-Input Miller
opamp is provided.
The parameters which have been employed in the models to obtain a prediction
of the RFI induced offset voltage have been obtained from the data of the technology
process BCD3s on which the circuits have been developed.
Table 3.3. Electrical Characteristics of the opamp circuits employed for model
validation
Parameter Unit circuit #1 circuit #2 circuit #3
Opamp Topology Miller Miller Fold. Casc.
Input Differential Pair nMOS pMOS nMOS
Opamp Circuit Volt. Foll. Volt. Foll. Volt. Foll.
Power Supply, VDD V 5 5 5
Differential Gain, Ad dB 84 74 88
Phase Margin degrees 90 90 90
CMRR dB 100 100 120
PSRR dB 95 90 110
Slew Rate V/µs 3 3 3
Output Current µA 200 200 400
Gain-Bandwidth MHz 2.8 4 5
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GND
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Figure 3.29. nMOS-Input Miller Opamp Schematic.
M1 M2
M3
vIN
GND
VDD
Vout
Figure 3.30. pMOS-Input Miller Opamp Schematic.
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Figure 3.31. nMOS-Input Folded Cascode Opamp Schematic.
Figure 3.32. pMOS-Input Miller Opamp Die Photo.
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Measurement Test Setup
The test bench shown in Fig.3.12 has been employed to carry out the on-chip mea-
surements which are required for the validation of the new model. In this bench,
a wafer probe station [36] is employed and the input ground-signal-ground (GSG)
pads of the voltage follower opamp circuit are contacted by an RF probe [37], which
is connected to a bias tee: the DC input of the bias tee is connected to a DC voltage
source VIN,DC [38], while its RF input is connected to an RF source [39] in order to
superimpose RF signals on the nominal DC input voltage of the opamp.
The output GSG pads of the opamp are contacted by an RF probe, which is
connected to a bias tee as well: its DC port is connected to a DC voltmeter [40]
in order to measure the DC component of the output voltage while the RF port
is connected to a load RL = 50Ω. Finally, the DC power supply voltage for the
amplifier is provided by a 5V DC voltage source Vdd [38].
In order to measure the RFI-induced DC offset voltage shift, the DC output
voltages, which have been measured with and without RF interference added to the
DC input voltage VIN, have been compared for all the devices under test.
Experimental Results
In Fig.3.33, Fig.3.34 and Fig.3.35 the predicted (continuous line) and measured
(circles) RFI induced offset voltage in the nMOS-Input Miller opamp, in the pMOS-
Input Miller opamp and in the nMOS-input Folded Cascode opamp respectively are
plotted versus the peak amplitude Vin,RF of the CW (100MHz) RFI superimposed
onto the voltage follower input terminal.
From these plots, it can be observed that the predictions which are provided
by the new model are very accurate even under large signal RFI excitation. In
particular, from Fig.3.36 and Fig.3.37, in which the relative and the absolute error
in the prediction of the RFI induced offset voltage are plotted with reference to the
nMOS-Input Miller opamp, it can be observed that the relative error is always below
3% while the absolute error is below 6mV.
In Fig.3.38 the predicted (continuous line) and measured (diamonds) RFI in-
duced offset voltage in the CMOS-Input Miller opamp is plotted versus the fre-
quency of a CW RFI with a peak amplitude of 300mV. The error between model
prediction and experimental results, which is larger than in the previous plots, can
be ascribed to experimental inaccuracies in the calibration of the RF input power
injected for different frequencies.
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Figure 3.33. Predicted (continuous line) and measured (circles) RFI-induced Input
Offset Voltage versus the peak amplitude Vin,RF of CW RFI in the nMOS Input
Miller Opamp.
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Figure 3.34. Predicted (continuous line) and measured (circles) RFI-induced Input
Offset Voltage versus the peak amplitude Vin,RF of CW RFI in the pMOS Input
Miller Opamp.
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Figure 3.35. Predicted (continuous line) and measured (circles) RFI-induced Input
Offset Voltage versus the peak amplitude Vin,RF of CW RFI in the nMOS Input
Folded Cascode Opamp.
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Figure 3.36. Model prediction relative error versus CW RFI peak amplitude with
reference to the nMOS-Input Miller Opamp (cfr. Fig.3.33).
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Figure 3.37. Model Prediction absolute error versus CW RFI peak amplitude with
reference to the nMOS-Input Miller Opamp (cfr. Fig.3.33).
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Figure 3.38. Predicted (continuous line) and measured (diamonds) RFI-induced
Input Offset Voltage versus frequency of a CW RFI with a peak amplitude of
300mV in the pMOS Input Miller opamp.
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3.4.6 Conclusion
The new closed-form expression which has been derived above on the basis of the
numerical model which has been proposed by Fiori [20] provides a very accurate
prediction of the RFI-induced offset voltage in CMOS opamp circuits.
The predictions of the new model have been compared with the results of experi-
mental tests that have been carried out on three different CMOS opamp circuits. For
each circuit, the prediction obtained by the new model are in very close agreement
with the experimental results.
Such an expression can be useful both for the prediction of the susceptibility to
RFI of a given opamp circuit and to the design of opamp circuits which are immune
to RFI. To this purpose, in particular that expression will be employed in the next
Chapter.
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Appendix 3A
Consider a nonlinear circuit excited by a single RF signal with frequency ω0 and
peak amplitude V0. If we are only interested in the component at frequency ω0 of
an output quantity and high-order high-frequency distortion signals are negligible
and/or do not propagate throughout the circuit, such a circuit can be analyzed,
according with the describing function method, as a linear circuit in which each
transfer function depends on the amplitude of the input signal (fundamental com-
ponent). In particular, each nonlinear circuit element can be formally regarded as
a linear circuit element whose value depends on the amplitude of the input signal.
Under these assumptions, the nonlinearity in the propagation of RFI can be
taken into account considering the large signal parameters g˜m,C˜gs and C˜ in (3.89)
defined as follows:
g˜m(VGS,DC,Vgs,RF) =
Id,RF
Vgs,RF
(3.101)
=
1
Vgs,RF
2
T
∫ T
0
iD(vGS)|VGS,DC+Vgs,RF cos(ω0t) cos(ω0t)dt
C˜(VC,DC,Vc,RF) =
Qc,RF
Vc,RF
(3.102)
=
1
Vc,RF
2
T
∫ T
0
qC(vC)|Vc,DC+Vc,RF cos(ω0t) cos(ω0t)dt
C˜gs(VGS,DC,Vgs,RF) =
Qgs,RF
Vgs,RF
(3.103)
=
1
Vgs,RF
2
T
∫ T
0
qGS(vGS)|VGS,DC+Vgs,RF cos(ω0t) cos(ω0t)dt
A nonlinear static expression for iD(vGS) in Eqn. (3.101) is given in Eqn. (3.92),
in Eqn.(3.102) the expression for the charge in an inverse-biased junction
qC(vC) = Q0
√
1 +
vC
φ
(3.104)
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where Q0 and φ are technological parameters can be employed and in Eqn. (3.103)
one can employ the expression for the gate charge in saturation and in subthreshold
regions reported in [43]
qGS(vGS) = CgsovGS + (Cgs,sat − Cgso)η log
(
1 + e
vGS
η
)
(3.105)
where Cgso is the gate-source overlap capacitance in subthreshold region, Cgs,sat is the
gate-source capacitance for an MOS transistor in saturation due to the conductive
channel and η is a parameter employed to achieve a smooth transition between these
two values.
Employing the above mentioned nonlinear static expressions, in Fig.3.27 the
large-signal parameters normalized with respect to the value of the corresponding
small-signal parameters, g˜m
gm
, C˜gs
Cgs
and C˜
C
are plotted as a function of the amplitude
of the RF signal normalized with respect to the amplitude of the DC input signal(
Vc,RF
VC,DC
,
Vgs,RF
VGS,DC
)
for realistic values of the technology parameters and realistic bias
conditions.
It can be observed from Fig.3.27 that the impact of the nonlinearity in the
propagation of RFI is practically negligible, therefore it has not been considered in
the derivation of the model presented above.
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Chapter 4
EMI-Aware Operational Amplifier
Circuit Design
The insight in the RFI-induced phenomena in opamp operation, which has been
gained from the analytical models that have been discussed in the previous Chapter,
is now translated into high-immunity operational amplifier design criteria.
Firstly, the susceptibility to EMI of negative feedback opamp configurations
is related to the susceptibility of the opamp cell and the benchmarks which can
be employed in order to compare the susceptibility of different opamp cells are
discussed. To this purpose, the susceptibility to EMI of different negative feedback
opamp configurations, which has been previously investigated in the literature [16,
17, 44] by experimental results and computer simulation, is revised on the basis of
the analysis of the previous Chapter.
Then, the intrinsic susceptibility to RFI of an opamp cell is addressed. To this
purpose, the influence of opamp design parameters and parasitic elements in the
susceptibility to EMI of an IC opamp circuit is discussed by the comparison of the
RFI-induced offset voltage in the voltage follower configuration on the basis of the
analytical expression that has been derived in the previous Chapter.
Moreover, the tradeoffs in terms of performance, which should be considered in
the design of standard opamp topologies in order to achieve a low susceptibility to
EMI, are highlighted and the opamp design goals, which are in contrast or agree
with a high immunity to EMI, are discussed.
Furthermore, a new high-immunity opamp input stage is presented and its op-
eration principle is discussed. The immunity to EMI of this circuit, in particular,
has been predicted on the basis of Volterra series analysis. This new opamp input
stage has been included in a CMOS folded cascode opamp topology and its low
susceptibility to EMI has been verified by time-domain computer simulations.
Finally, the effectiveness of the design criteria, which are presented in this work,
in the design of analog integrated sub-systems robust to EMI is considered.
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4.1 RFI in Feedback Opamp Circuits
The susceptibility of negative feedback opamp circuits to RFI superimposed onto
the input voltages depends both on the nonlinear distortion characteristics of the
opamp circuit itself and on the amplitude of RF signals superimposed onto the
opamp nominal voltages. The latter, in particular depends on the amplitude of the
RFI which is superimposed onto the external inputs of a feedback opamp circuit and
on the linear feedback network configuration. As a consequence, the immunity of a
negative feedback opamp circuit is addressed both reducing the amplitude of RFI
superimposed onto the opamp input terminals by a proper sizing of the feedback
network and addressing the intrinsic susceptibility of the opamp cell.
The effects of the feedback configuration on the susceptibility to EMI of opamp
circuits have been already investigated in the literature on the basis of computer
simulations and experiments in [16, 17, 44] where the filtering effect of feedback
components and of their parasitics have been highlighted. In this work, the intrinsic
susceptibility of the opamp circuits is addressed. Nonetheless, the effects of the
feedback network will be firstly revised on the basis of the analysis which has been
carried out in the previous Chapter in order to relate the susceptibility of negative
feedback opamp circuits to the opamp cell susceptibility for the sake of comparison.
4.1.1 Input-Referred RFI-Induced Distortion
In order to compare the susceptibility to RFI of different negative feedback opamp
circuits which process the input signal(s) in different ways, it is convenient to refer
the opamp RFI-induced distortion to the opamp input voltage. To this purpose,
the RFI-induced distortion in the differential pair differential current ∆iD can be
divided by the differential pair transconductance gm, according with the approach
that has been presented in [32] or, alternatively, the large signal approach in the
last Section of the previous Chapter can be employed.
Therefore, the opamp circuit which is shown in Fig.4.1a, in which RFI equivalent
voltage sources vRF1 and vRF2 are included, is equivalent for in-band analysis to the
circuit in Fig.4.1b, where the RFI-induced distortion of the opamp is taken into
account by the voltage source
∆vLF =
∆iD
gm
.
In the presence of CW RFI, the input-referred low frequency distortion ∆vLF is a
DC voltage, which is referred to as RFI-induced Input Offset Voltage Shift, ∆Voff .
This parameter is particularly expressive for the sake of comparison of the effects of
EMI on nominal opamp circuit operation.
In the previous Chapter it has been shown, with reference to a negative feedback
opamp configuration, that ∆Voff depends both on the intrinsic susceptibility of the
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Figure 4.1. Input-Referred EMI-Induced Distortion in Feedback Opamp Circuits.
opamp circuit and on the amplitude of RFI superimposed onto the opamp input ter-
minals. From the results of Volterra series analysis in Section 3.2.1, ∆Voff is related
to the CW RFI superimposed onto the opamp input voltages and, in particular
∆Voff ∝ |Vcm(ω)| |Vd(ω)| (4.1)
where |Vcm(ω)| and |Vd(ω)| are the peak amplitudes of common mode and differential
mode CW RFI superimposed onto the opamp input voltages.
Therefore, if either the differential or the common mode RFI superimposed onto
the opamp input terminals is negligible, almost no RFI distortion is induced whereas
if both common mode and differential mode RFI is simultaneously superimposed
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Figure 4.2. Opamp Linear Model for RFI Propagation Calculations
onto the opamp input voltages the amount of RFI induced distortion can be signi-
ficative. Furthermore, the quantity
|Vcm(ω)| |Vd(ω)| , (4.2)
which is only related to RFI propagation through the opamp feedback network, can
be conveniently employed for the comparison of different opamp feedback configura-
tions in terms of susceptibility to EMI. Conversely, for the sake of comparison, the
intrinsic susceptibility to RFI of an opamp circuit should be considered for a given
value of the product (4.2).
With reference to different feedback opamp topologies, RFI superimposed onto
the differential and common mode opamp input voltages can be expressed in terms
of RFI superimposed onto the external voltages by frequency domain linear analysis
on the basis of the opamp linear model in Fig.4.2. The effectiveness of this approach
in the analysis of RFI propagation has been discussed in the previous Chapter, in
which the impact of nonlinearity in high-frequency RFI propagation has been shown
to be negligible.
On the basis of this approach, the susceptibility to EMI of the basic opamp
feedback configurations shown in Fig.4.3 (i.e. inverting, non-inverting and voltage
follower configurations) can be compared.
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4.1.2 Comparison of Feedback Opamp Configurations
With reference to the inverting opamp topology in Fig.4.3a, it can be observed that
Vd(ω) = −V −(ω) Vcm(ω) = V
−(ω)
2
, (4.3)
where
V −(ω) =
Z ′2
Z1 + Z ′2
VEXT(ω) (4.4)
in which
Z ′2 = [Z2 + (ZL ‖ Zout)] ‖ (Zin,d + Zin,cm) ‖ Zin,cm
and, with reference to the non-inverting opamp topology in Fig.4.3b,
Vd(ω) =
Zin,d
Z ′ + Zin,d
VEXT(ω) Vcm(ω) =
2Z ′ + Zin,d
2(Z ′ + Zin,d)
VEXT(ω), (4.5)
where
Z ′ = Z1 ‖ (Z2 + Zout ‖ ZL) ‖ Zin,cm.
In both inverting and non-inverting opamp circuits it can be observed that,
assuming that all the impedances are RC impedances1, which is usually the case
in integrated circuits, differential and common mode RFI superimposed onto the
opamp input voltages is attenuated by the feedback network and it is related to the
external RFI input voltage VEXT in a frequency dependent way.
The RFI filtering effect which has been highlighted above can be enhanced by
design in order to reduce the susceptibility to RFI of these feedback configurations
[16, 17, 44]. Nonetheless, these configurations are not suitable to the investigation of
the intrinsic susceptibility of the opamp cells, which may be masked by the filtering
effect of the feedback network.
In the voltage follower opamp circuit in Fig.4.3, instead, the opamp inverting
input is connected to the AC reference voltage by a low impedance as
|Z ′| = |(Zin,cm ‖ ZL ‖ Zout)| ,
is usually very low at RF, in particular if the voltage follower circuit is capacitively
loaded. As a consequence, the differential and common mode RFI superimposed
onto the opamp input voltages can be expressed as
Vd = VEXT(ω) Vcm =
VEXT(ω)
2
. (4.6)
1If Z1 and Z2 are pure RC (or RL) impedances |Z1+Z2| ≥ |Z1|,|Z2| and |(Z1 ‖ Z2)| ≤ |Z1|,|Z2|.
This property is not true, in general, for RLC impedances in which resonant phenomena might
occur.
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In particular, the common-mode and differential-mode RF components of the
opamp input voltage are directly related to the CW RFI peak amplitude onto the
voltage follower external input which is substantially not attenuated by the feedback
network. Therefore, the voltage follower circuits is a worst-case condition in terms of
susceptibility to EMI among the other opamp feedback configurations, in agreement
with the experimental results provided by Masetti et al. in [16, 17]. Furthermore,
the amplitude of differential and common mode signals which are superimposed
onto the opamp input voltage are related to the RF input signal in a frequency
independent way. These features make the voltage follower configuration suitable
as a benchmark in order to compare the intrinsic susceptibility to RFI of different
opamp circuits.
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Figure 4.3. Inverting, Non-Inverting and Voltage Follower Feedback Opamp Cir-
cuits
107
4 – EMI-Aware Operational Amplifier Circuit Design
4.2 High Immunity Opamp Design Criteria
In the previous Section, the influence of the feedback configuration on the suscepti-
bility to EMI of opamp circuits has been revised and it has been observed that the
feedback network provides a filtering effect on EMI. Such effect can be enhanced by
a proper design of the feedback network in order to reduce the susceptibility to EMI
of a given feedback opamp configuration. Nonetheless, the robustness to EMI of a
given feedback opamp circuit would be enhanced more effectively if the opamp itself,
which is included in it, is designed to be intrinsically immune to EMI, i.e. if it gen-
erates no in-band distortion even in the presence of differential and common mode
RF signals superimposed onto its nominal input voltages. Any improvement at this
level, in fact, improves the susceptibility of any opamp configuration independently
on its feedback network.
In this Section the enhancement of the immunity to EMI of an opamp circuit
by design is addressed. To this purpose, the intrinsic susceptibility to EMI of an
opamp circuit versus CW RFI amplitude and frequency is firstly considered, then,
the impact of design parameters on RFI distortion, are discussed on the basis of the
opamp circuit models which have been presented in the previous Chapter. In par-
ticular, the large-signal model of RFI distortion will be considered, which describes
accurately the behavior of opamp circuits even in the presence of large-signal RFI.
In order to investigate the susceptibility to EMI of an opamp circuit indepen-
dently of the feedback configuration in which it is connected, the RFI-induced input
offset voltage in the voltage follower opamp configuration shown in Fig.4.4 in which
CW RFI signals are superimposed onto the external input terminal is considered as
a benchmark. As it has been observed above, this configuration represents the worst
case among negative feedback opamp circuits in terms of susceptibility to RFI.
Furthermore, for the sake of comparison, the default values in Tab.4.1 are con-
sidered for the parameters which are not specified in each analysis. The values of
vO
vin,RF
Vin,DC
VDD
GND
Figure 4.4. Voltage Follower Opamp Circuit as an EMI Susceptibility Benchmark
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the technology parameters which are reported in Tab.4.1 are realistic for a stan-
dard twin-tub CMOS process but they do not refer to a specific technology and in
particular, they do not refer to the technology which has been considered for the
validation of the models presented in the previous Chapter.
Table 4.1. Default Values of Model Parameters
Parameter Unit Default Value
Opamp Circuit Volt. Foll.
Differential Pair Type nMOS
µnCox
2
µA/V2 18
Aspect Ratio, W
L
− 25
Bias Current, IB µA 10
Parasitic Capacitance CT pF 1
Parasitic Capacitance Cgs pF 0.1
CW RFI Frequency MHz 200
CW RFI Amplitude mV 500
4.2.1 Opamp Susceptibility Vs. CW RFI Amplitude
On the basis of Expr.(3.100), with reference to the parameters in Tab.4.1, the de-
pendence of the RFI induced offset voltage on the peak amplitude of CW RFI is
plotted in Fig.4.6. It can be noticed, in particular, that the RFI induced offset volt-
age increases quadratically with the peak amplitude of RFI for low RFI amplitudes,
according with Volterra series results, while it increases almost linearly for higher
values of RFI amplitude.
According with the considerations which have been presented in the previous
Section, the amplitude of RFI superimposed onto the voltage follower input terminal
is related to the product of common-mode and differential mode RFI superimposed
onto the opamp input terminals and the reduction of this product in order to achieve
immunity to EMI can be addressed by a proper design of the feedback network
and/or by system level EMI suppression strategies.
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Figure 4.5. RFI-induced Input Offset Voltage versus CW RFI Amplitude.
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4.2.2 Opamp Susceptibility Vs. CW RFI Frequency
On the basis of Expr.(3.100), with reference to the parameters in Tab.4.1, the fre-
quency dependence of the RFI induced offset voltage is plotted in Fig.4.6. It can
be noticed, in particular, that, at low frequencies, the RFI-induced offset voltage
increases with frequency whereas, for higher frequencies, it shows a frequency inde-
pendent behavior.
From Expr.(3.100), it can be observed that the corner frequency of the response
in Fig.4.6 is given by
fRF >
2gm
2pi(2Cgs + CT)
. (4.7)
The frequency dependence of the RFI induced offset voltage can be related to
the structure of the differential pair: below the corner frequency the differential
pair acts as a double source follower stage which drives the common-source node.
Above this frequency, i.e. out of the bandwidth of the source follower stage, the
RF voltages superimposed onto the gate-to-source voltages of the input transistors
M1 and M2 are substantially given by a frequency-independent capacitive voltage
partition between the capacitances Cgs and CT, in particular,
Vgs1,RF =
Cgs + CT
CT + 2Cgs
VEXT
and
Vgs2,RF =
Cgs
CT + 2Cgs
VEXT.
On the basis of the frequency dependence of the RFI induced offset voltage in
Fig.4.6, it can be observed that the distortion mechanism which has been high-
lighted in (3.100) is intrinsically a high-frequency distortion phenomenon, therefore
it strongly influence the susceptibility to RFI of opamp circuits while it is substan-
tially unnoticeable in low-frequency operation.
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Figure 4.6. RFI-induced Input Offset Voltage versus Frequency.
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4.2.3 Opamp Susceptibility Vs. Design Parameters and
Parasitic Elements
The influence of design parameters and parasitic elements in the susceptibility to
EMI of an opamp circuit is now investigated on the basis of the large-signal closed-
form expression of the RFI induced offset voltage derived in (3.100).
According with the results, which have been presented in the previous Chap-
ter, the intrinsic susceptibility of an opamp circuit essentially depends on the RFI
distortion of the input differential pair. As a consequence, the analysis which will
presented below apply to any opamp circuit topology (Miller, Folded Cascode, Fully
differential,...) which include a differential pair as an input stage.
For comparison, the RFI induced offset voltage of an opamp connected in the
voltage follower configuration in the presence of CW RFI will be plotted versus the
differential pair parasitic elements (parasitic capacitances CT and Cgs) and versus
its design parameters (bias current IB, input transistor aspect ratio WL ). The default
values in Tab.4.1 will be employed for the parameters which are kept constant in
each plot.
Differential Pair Parasitic Capacitances
The effects of the differential pair parasitics capacitances are now discussed. From
Eqn.(3.100), it can be observed that the high frequency distortion induced by RFI in
opamp operation depends on the ratio CT
Cgs
and not to the absolute value of parasitic
capacitances CT and Cgs. According with Eqn. (4.7), in fact, the absolute value of
these capacitances is related to the frequency fRF above which the high frequency
condition holds.
In Fig.4.8, the high-frequency (f À fRF) RFI induced input offset voltage pre-
dicted by Eqn.(3.100) is plotted versus the capacitance ratio CT
Cgs
with reference to
the opamp circuit parameters in Tab.4.1. It can be observed that the RFI induced
offset voltage increases with CT
Cgs
and is null if CT
Cgs
= 0, according with the general
considerations on the effect of capacitance CT which have presented in the previous
Chapter.
The dependence of the capacitance ratio CT
Cgs
on the differential pair design is
now discussed with reference to a nMOS differential pair in an insulated well on
the basis of the geometrical considerations, according with the parasitic capacitance
extraction methods discussed in [50].
With reference to a nMOS differential pair in an insulated well, the gate-to-source
capacitance of one input device is proportional to the gate area
Cgs = Cgs,AWL,
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Figure 4.7. Typical MOS Transistor Top View.
where Cgs,A is the gate-to-source capacitance per unit area, while the parasitic ca-
pacitance CT is given by
CT = CAL,AAw + CAL,ppw + Cdb3 (4.8)
where CAL,A is the well-to-insulation reverse junction capacitance per unit area,
Aw is the p-well area, CAL,p is the well-to-insulation reverse junction capacitance
per unit perimeter, pw is the p-well diffusion perimeter and Cdb3 is drain-to-body
parasitic capacitance of the current source.
If the differential pair is properly laid out in an insulated p-well, the contribu-
tion of the first term in (4.8) is dominant and the capacitance CT is substantially
proportional to the p-well area. Furthermore, the p-well area is roughly given by
the gate area of the two input devices and on the area of their drain and source
diffusions therefore, with reference to the typical top view of an MOS transistor in
Fig.4.7,
Aw ' 2WL+ 2hW,
where h depends on technology. Under these assumptions, the capacitance ratio CT
Cgs
is given by
CT
Cgs
=
CAL,A (2WL+ 2hW )
Cgs,AWL
=
2CAL,A
Cgs,A
+
2hCAL,A
LCgs,A
(4.9)
It can be observed that the second term of Eqn.(4.9) can be reduced increasing
the length L of the input devices, whereas the first term of (4.9) only depends on
technology and it is not affected by design. Therefore, the capacitance ratio CT
Cgs
can be reduced increasing the length of the input devices independently of their
aspect ratio. For a given aspect ratio, this means a proportional increase in the
transistor width and an overall increase in the differential pair silicon area occupation
proportional to the square of the scaling factor. Nonetheless, the reduction of CT
Cgs
which can be achieved by design is limited by the term 2CAL,A
Cgs,A
in Eqn.(4.9).
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A further reduction in the ratio CT
Cgs
can be achieved adding on-chip capacitors in
parallel to the intrinsic Cgs capacitances. In this case, however, the parasitic capac-
itances of (floating) on-chip capacitors between their terminals and AC ground (the
silicon substrate), could impair their effectiveness. Furthermore, an increase in the
input device physical dimensions could be preferable with respect to the connection
of on-chip capacitors because it also positively impact MOS opamp performance,
as it will be shown in the following. Both the increase in the length of the input
devices and the connection of additional capacitors increase the differential pair area
occupancy.
The above considerations apply in the case that the parasitic capacitances of
the input devices Cgs1 and Cgs2 are equal. This is a realistic assumption in practical
matched differential pairs, nonetheless, the values of Cgs1 and Cgs2 may be intention-
ally made different in order to enhance the immunity to RFI of a differential pair
[45, 46]. In particular, it can be observed from (3.100), that the RFI-induced offset
voltage is zero if the peak amplitude of RFI superimposed onto Vgs1 and onto Vgs2 are
equal. From (3.90), it can be observed that this condition is satisfied independently
of the frequency of CW RFI if
Cgs1 = Cgs2 + CT. (4.10)
Such a condition can be achieved artificially increasing the value of Cgs1 by connect-
ing an on-chip shunt capacitor. This approach has been proposed by Graffi et al. in
[45, 46].
In Fig. 4.9, the effectiveness of this technique is shown on the basis of the model
which has been presented in (3.100). This plot shows the RFI induced offset voltage
in an opamp circuit connected in the voltage follower configuration in which the
parasitic capacitances Cgs2 and CT are constant (Cgs2=100fF, CT=1pF) while the
capacitance Cgs1 varies from 10fF to 5pF. It can be observed that when Eqn. (4.10)
is satisfied, i.e. when Cgs1=1.1pF, the RFI-induced offset voltage is zero.
A limitation of this technique is that the accuracy in the distortion cancellation is
related to the absolute value of parasitic elements, therefore the effectiveness of this
technique can be impaired by random fluctuations of technology process parameters.
Furthermore, the technique which has been discussed above applies specifically to
the voltage follower configuration and Eqn.(4.10) should be reconsidered for different
opamp-based circuits.
In conclusion, the strong influence of the differential pair parasitic capacitances
on the susceptibility to EMI of an opamp circuit has been highlighted and some con-
siderations on the relation between these capacitances and differential pair physical
dimensions have been presented. Furthermore, a technique which has been proposed
in the literature [45, 46] in order to enhance the immunity to EMI of opamp cir-
cuits that is based on the values of differential pair parasitic capacitances has been
discussed.
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Figure 4.8. RFI-induced Input Offset Voltage versus the Capacitance Ratio CCgs .
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Figure 4.9. RFI-induced Input Offset Voltage versus Parasitic Capacitance Cgs1.
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Differential Pair Design Parameters
The dependence of the susceptibility to EMI of opamp circuits on the differential
pair design parameters is now considered. The nominal design parameters of CMOS
differential pairs are the values of the DC bias current IB and the geometrical di-
mensions of the input transistors channel area (W and L). The impact of the choice
of these parameters on the susceptibility to EMI is now investigated on the bases of
(3.100).
In Fig.4.10 and Fig.4.11 the RFI induced input offset voltage is plotted versus
the differential pair bias current IB and versus the aspect ratio WL of the differential
pair transistors. For the other parameters, the default values in Tab.4.1 have been
employed. From these plots, it can be observed that the RFI-induced offset decreases
if the input bias current IB is increased while it increases if the aspect ratio of the
input devices is increased.
On the basis of these results, it can be observed that the intrinsic susceptibility
to EMI of an operational amplifier can be reduced if the input pair bias current
is increased and if the input device aspect ratio is decreased. Nonetheless, the
choice of these parameters also impacts the performances of the overall opamp cir-
cuit, therefore the immunity to EMI should be traded off with other opamp design
specifications.
In the following, some of the design tradeoffs which should be considered in order
to enhance the immunity to EMI of standard opamp circuits are discussed on the
bases of target opamp performances.
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Figure 4.10. RFI-induced Input Offset Voltage versus the Differential Pair Bias
Current IB.
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Figure 4.11. RFI-induced Input Offset Voltage versus the Aspect Ratio WL of the
Differential Pair Transistors.
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4.3 High Immunity Opamp Design Tradeoffs
The tradeoffs which should be considered in the design of operational amplifiers
in order to reduce their susceptibility to EMI are now discussed on the basis of
the relationships between RFI-induced offset voltage and differential pair design
parameters which have been highlighted in the previous Section.
To this purpose, the standard CMOS opamp design criteria which have been pre-
sented in [47] are considered on the basis of Eqn.(3.100) and the relationship between
opamp electrical characteristics and susceptibility to RFI is highlighted. In partic-
ular, the relationship between EMI susceptibility and differential pair transconduc-
tance, differential pair maximum voltage amplification, common-mode voltage input
range, static offset voltage, slew rate, bandwidth, power consumption and silicon
area occupation are discussed.
4.3.1 Differential Pair Transconductance
A CMOS differential pair acts as a differential-input differential-output transconduc-
tance amplifier therefore its nominal in-band operation is described by the small-
signal transconductance gm and the small-signal differential output resistance ro. In
particular, in circuit topologies where the differential pair drives a low impedance
load (e.g. folded cascode opamps) the differential pair transconductance is the main
design parameter.
In a CMOS differential pair in which the input MOS devices are biased in the
saturation region, the small signal transconductance is given by
gm =
√
2βIB.
In particular, gm depends both on the bias current IB and on the aspect ratio WL of
the input devices, being
β =
W
L
µCox
2
=
W
L
β0.
Therefore, the same value of gm can be obtained by different choices of the design
parameters IB and WL and this degree of freedom can be exploited in order to enhance
the opamp immunity to RFI.
To this purpose, if a target transconductance g¯m is required, the input device
aspect ratio can be expressed in terms of the bias current as
W
L
=
g¯2m
2β0IB
. (4.11)
The above expression for W
L
can be employed in Eqn.(3.100) in order to express
the RFI-induced offset voltage in an overall opamp circuit in terms of the only bias
current IB for a given target transconductance g¯m.
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In particular, if the capacitance ratio CT
Cgs
is assumed to be independent of the
aspect ratio W
L
of the input devices2 and with reference to the model parameters in
Tab. 4.1, the opamp RFI-induced input offset voltage has been plotted in Fig.4.12
for different values of the differential pair transconductance gm.
From this plot, it can be noticed that the RFI-induced offset voltage can be
reduced by decreasing the differential pair transconductance gm and, for a given
transconductance, it can also be reduced by increasing the bias current IB and
consequently, by decreasing the aspect ratio of the input devices. In particular, in
Fig.4.13, the value of W
L
which should be fixed for a given bias current, according
with (4.11), is plotted. The decrease in the differential pair transconductance and
the increase in the differential pair bias current which are suggested above should
be traded off with other design constraints. In particular, from [47], a reduction in
the differential pair transconductance negatively affects the opamp performance in
terms of static offset voltage and thermal noise, while a increase in the bias current
for a constant gm reduces the opamp common mode input range and increases the
power consumption.
2A constant CTCgs ratio for different aspect ratio
W
L of the input devices can be obtained, according
with (4.8), by the proper choice of the input device channel length L.
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Figure 4.12. RFI-Induced Input Offset Voltage versus IB for different values of
the differential pair transconductance gm.
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4.3.2 Differential Pair Maximum Voltage Amplification
In opamp circuit topologies where the differential pair drives a high impedance load
(e.g., the Miller opamp topology), the output resistance ro of the differential pair
plays a major role in the performance of the stage. In these structures, a differential
pair is usually designed to achieve a target maximum voltage amplification
Av = gmro.
This parameter express the differential voltage amplification which can be obtained
from a differential pair when its differential output is an AC open circuit as shown
in Fig.4.14. Furthermore, the maximum voltage amplification is strictly connected
with the actual voltage amplification which can be achieved by a differential pair
which drives an active load. With reference to the Miller two-stage opamp topology,
for instance, the voltage gain of the first stage is given by
A1 =
gmro
2
=
Av
2
.
M1
IB
M2
IB
IB
2
=vd
2
vout
2
VCM
2
++
vout
vd
gmroAV=
vd
Figure 4.14. Definition of Differential Pair Maximum Voltage Amplification Av
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In a CMOS differential pair where the input MOS devices are biased in the
saturation region, the maximum voltage amplification is given by
Av = gmro =
√
2βIB
λ IB
2
=
2
√
2
λ
√
β
IB
(4.12)
where
β =
W
L
µCox
2
=
W
L
β0
and λ is the channel length modulation parameter.
From (3.94) and (4.12) it can be observed that both the maximum amplification
Av and the parameter VF which appears in the expression of the RFI induced offset
voltage (3.100) depends on
√
β
IB
, therefore VF can be directly expressed in terms of
the maximum voltage amplification as
VF =
√
2
λAv
. (4.13)
From Eqn.(4.13) it follows that the RFI-induced offset voltage depends on the
maximum voltage amplification of the differential pair but, unfortunately, for a given
maximum voltage amplification, the immunity to EMI cannot be enhanced trading
off IB and WL . In Fig. 4.15 the RFI-induced offset voltage is plotted versus the
maximum voltage amplification for different values of the channel length modulation
parameter λ, considering the capacitance ratio CT
Cgs
independent of the aspect ratio
W
L
of the input devices and employing the technology parameters in Tab.4.1.
Fig.4.15 shows that, for a given maximum voltage amplification, the RFI-induced
offset voltage strongly depends on the value of the channel length modulation factor
λ. Even thought λ is a technology dependent parameter, it has been shown [48]
that this parameter decreases if the length L of the input devices is increased. As
a consequence, the opamp immunity to RFI can be enhanced if the channel length
of the input devices is increased. In particular, minimum length submicron devices
should be absolutely avoided. The increase of the channel length, according with
(4.8), also positively impact on the capacitance ratio CT
Cgs
therefore it substantially
improve the susceptibility of an opamp to EMI. Nonetheless, the increase in the
input device channel implies an increase in the area occupancy of the overall opamp
circuit.
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4.3.3 Common-Mode Voltage Input Range
The maximum swing of common mode input signals in opamp circuits has become a
primary concern especially in present day low voltage design. In a standard nMOS
opamp differential pair, the common mode input range is inferiorly limited by
Vcm,min = VGS + VDS3,min (4.14)
in which VDS3,min is the minimum drain-to-source voltage to keep the bias current
transistor in the saturation region and VGS is the DC value of the input device gate-
to-source voltage. In a pMOS differential pair the common mode input range is
superiorly limited in a similar way.
With reference to Eqn.(4.14), the value of VDS3,min is not related to the suscep-
tibility to EMI of an opamp circuit and can be minimized by a proper sizing of the
bias current transistor, while the VGS can be expressed as
VGS = VT + Vov, (4.15)
where VT is the MOS transistor threshold voltage and
Vov =
√
IB
2β
is the overdrive voltage of the input devices. The last term is directly related to the
opamp susceptibility to EMI, in fact, the parameter VF in Eqn.(3.100), from (3.94)
can be expressed as
VF =
1√
2
Vov.
Therefore, the common mode input range of a CMOS operational amplifier is
directly related to its susceptibility to EMI through Eqn.(3.100). Therefore, the
common mode input range must be traded off with the immunity to EMI and,
for a given opamp common-mode input range, it is not possible to enhance the
opamp immunity to EMI trading off the input device aspect ratio and the bias
current. In particular, the RFI-induced offset voltage in the reference opamp circuit
in the voltage follower configuration (see Tab. 3.3) is plotted in Fig.4.16 versus the
overdrive voltage of its input transistors.
From the above considerations it follows that the immunity to EMI is in contrast
with low voltage constraints in standard CMOS opamp design.
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Figure 4.16. RFI-induced Input Offset Voltage versus (VGS − VT).
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4.3.4 Static DC Offset Voltage
The input-referred static DC offset voltage due to differential pair transistor mis-
match in an MOS opamp circuit [47], which typically limits the level of accuracy of
an MOS opamp in DC applications, can be related to the parameters of its input
differential pair as
Voff = ∆VT +
IB
gm
δ = ∆VT +
(VGS − VT)
2
δ (4.16)
where ∆VT is the absolute mismatch in the threshold voltages of the input devices
and δ is the relative mismatch in the transconductance parameter β, i.e.
β1 = β2 (1 + δ) .
The mismatch in the MOS transistor threshold voltages ∆VT depends on tech-
nology and substantially it is not related to design parameters, while the second term
in Eqn.(4.16), for a given mismatch in the transconductance parameter, is directly
related to the overdrive voltage of the differential pair devices. For this reason, the
same considerations on the tradeoffs between immunity to RFI and overdrive volt-
age which have been presented with reference to the opamp common mode input
range apply to the second term in Eqn.(4.16) and its contribution to the static DC
offset voltage should be traded off with immunity to RFI, for a given mismatch δ.
Nonetheless, if the mismatch in the transconductance parameters is mainly re-
lated to a geometrical mismatch in the aspect ratio of the input devices, which is
usually the case in MOS opamps, i.e. if
β0,1 = β0,2 and
W
L
∣∣∣∣
1
=
W
L
∣∣∣∣
2
(1 + δ) ,
it can be observed that the worst-case relative inaccuracy in the aspect ratio is
related to the minimum geometrical resolution of a given technology process ∆ and
to the physical dimensions of the gate area:
|δ| ≤
∣∣∣∣∆W
∣∣∣∣+ ∣∣∣∣∆L
∣∣∣∣ .
Therefore, an increase in both the physical dimensions W and L, for a given aspect
ratio W
L
may reduce the opamp static DC offset voltage even if the overdrive voltage
of the input devices is kept high in order to enhance the opamp immunity to EMI.
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4.3.5 Slew Rate Limitation
The design considerations which have been presented before apply to any opamp
circuit which employ a differential pair as an input stage. As the slew rate limitation
of an opamp circuit i.e., the maximum rate of variation of the output voltage |dvout
dt
|,
depends on the structure of the opamp topology and, in particular, on its frequency
compensation network, the considerations which are proposed in the following apply
to the specific case of a two-stage Miller opamp circuit.
With reference to the two-stage Miller opamp circuit in Fig.3.29 and according
with the analysis in [47], the maximum output slew rate can be related to the unity-
gain frequency ω1 and to the input device overdrive voltage as∣∣∣∣dvoutdt
∣∣∣∣
max
=
(VGS − VT)
2
ω1, (4.17)
Therefore, with reference to this specific topology, the maximum slew rate is
directly related to the overdrive voltage. For this reason, according with the results
in Fig.4.16, an increase in the maximum slew rate also improves the Miller opamp
immunity to EMI and conversely, the design criteria which should be considered in
order to enhance the immunity to EMI of a Miller opamp circuit, positively impact
its slew rate transient response.
4.3.6 Opamp Bandwidth
The frequency response of an operational amplifier strongly depends on its internal
structure and on its frequency compensation network, therefore it is not possible
to relate this parameter only to the design of its input differential pair in a general
way.
With reference to the special case of a Miller two-stage opamp circuit [47], whose
schematic has been reported in Fig.3.29, it can be observed that the first non-
dominant pole, which should be taken into account in frequency compensation as a
band-limiting pole, is located at an angular frequency
pp2 ' − gm2
C1 + C2
, (4.18)
where C1 and C2 are the parasitic capacitances at the output nodes of the first and
second gain stages and gm2 is the transconductance of the second gain stage, as
shown in the small-signal circuit of a Miller opamp in Fig.4.17.
In order to assure closed-loop stability in the voltage follower configuration and
to avoid ringing in the opamp step response, the Miller compensation capacitor
CM should be chosen in order to fix the opamp open loop unity-gain frequency ω1
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Figure 4.17. Small-signal Circuit of a Two-Stage CMOS Miller Opamp for Fre-
quency Compensation Analysis.
at a frequency which is lower than |pp2|, depending on the phase margin which is
required. In particular, if
ω1 = −pp2,
a phase margin of 45◦ is achieved [49].
On the basis of these considerations, with reference to the two-stage Miller topol-
ogy, assuming that C1 is first order independent of the design parameters of the
differential pair, it can be observed that the frequency of the band-limiting pole is
substantially independent of the differential pair design parameters, therefore the
maximum bandwidth which could be obtained with reference to this topology is not
influenced by the differential pair design criteria that should be considered in order
to achieve immunity to RFI.
4.3.7 Conclusions
In this Section the main design tradeoff which should be considered in order to
enhance the immunity to EMI of standard opamp circuits have been highlighted.
In particular, it has been shown that a high immunity to EMI should be traded off
with differential pair transconductance, maximum DC voltage amplification, low-
voltage constraints and static DC offset performance, while an EMI-robust design
is compatible with large bandwidth and high slew rate design.
The results which have been obtained above are summarized in Tab.4.2, which
provides a synoptic view of the impact of high immunity constraint on nominal
operational amplifier performance.
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Table 4.2. Opamp Design Goals and Susceptibility to EMI
Design Goal RFI immunity
High differential pair gm -
High maximum voltage amplification Av - -
High Common mode input range - -
Low power consumption - -
Low static DC offset voltage -
Chip area reduction - -
High Slew Rate (Miller Opamp) + +
Large bandwidth (Miller Opamp) +
- - should be traded off with immunity to RFI
- can be achieved together with immunity to RFI by design tradeoff
+ independent on the requirements for immunity to RFI
+ + enhanced in a high immunity design
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4.4 An Opamp Input Stage Robust to EMI
In the previous Section the optimization of the design of an opamp circuit in order
to achieve a high immunity to EMI has been discussed. In particular it has been
observed that, in a standard opamp design, a high immunity to EMI should be
often traded off with nominal AC and DC performance. In order to overcome this
limitation, the standard differential pair should be replaced with opamp input stages
which show intrinsically a higher immunity to RFI.
In this Section, on the basis of the insight in the nonlinear mechanisms which
has been obtained from the Volterra series models that have been presented in the
previous Chapters, a new opamp input stage topology intrinsically immune to EMI
is proposed and its operation principle is highlighted. High immunity to EMI of this
new structure is compared with standard opamp circuits by computer simulations.
The results which are related to this new circuit topology have been published in
[51, 52, 53].
4.4.1 Distortion Compensation
From the results about the susceptibility to EMI of opamp circuits which have been
shown in the previous Chapter, it has been observed that the sign of the RFI-induced
offset voltage in a voltage follower opamp circuit is strictly related to the type of
MOS differential pair which is included in it. In particular, nMOS-input opamp
circuits are subjected to a positive RFI-induced offset voltage, while pMOS-input
opamp circuits show a negative RFI-induced offset voltage, as depicted in Fig.4.18
The key point in the new high-immunity opamp input stage is to exploit these op-
posite phenomena, that can be evidenced on the basis of the Volterra series analysis
which has been proposed in the previous Chapter, in order to achieve a compensation
of the RFI induced distortion.
To this purpose, a new opamp input stage which include both a pMOS and a
nMOS differential pair has been proposed.
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Figure 4.18. Relation between the sign of the RFI-induced offset voltage and the
type of differential pair included in opamp circuits
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Figure 4.19. Complementary Differential Pair.
4.4.2 Complementary Differential Pair
The high immunity opamp input stage which is proposed is based on the particular
distortion compensation mechanisms in complementary differential pairs.
A complementary differential pair is made up of an nMOS differential pair and of
a pMOS differential pair whose input terminals are connected together. The output
of this structure is the overall differential current, i.e. the sum of the differential
currents of each stage3
ID = IDn + IDp. (4.19)
Complementary differential pairs, together with a constant transconductance
control network, are widely employed in rail-to-rail operational amplifiers [54]: with
reference to these circuits, anyway, it has to be pointed out that the distortion com-
pensation discussed in the following requires the operation of both the differential
pairs.
3The subscripts n and p refer respectively to the nMOS and the pMOS differential pairs.
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4.4.3 Complementary Differential Pair Susceptibility to EMI
The susceptibility to EMI of an opamp which include a complementary differential
pair as the input stage is discussed on the bases of the two-input Volterra series
model which has been presented in the previous Chapter.
To this purpose, it should be highlighted that RFI-induced differential current
shift ∆ID in a complementary differential pair, on which ∆Voff depends, can be
derived from the expressions of the RFI-induced differential current shift in each
differential pair which makes up the structure, in fact, from equation (4.19)
ID +∆ID = IDn +∆IDn + IDp +∆IDn
and consequently,
∆ID = ∆IDn +∆IDp. (4.20)
According with the Volterra series analysis which has been presented in the
previous Chapter, the RFI induced offset shift in the differential current of each
differential pair can be expressed as
∆ID =
gpVd,pkVcm,pk|Y (jω)|
2
cos(ϕcm + 6 Y (jω)). (4.21)
In this expression, Vd,pk and Vcm,pk are respectively the peak amplitudes of the
differential and of the common mode component of the input voltage of the dif-
ferential pair and the term ϕcm is the phase shift between the differential and the
common mode signals.
The expression for Y (jω) in equation (4.21) is
Y (jω) =
2gm jωCT
jω (2Cgs + CT) + 2gm
, (4.22)
where
CT = Cgnd + Cal,
Cgnd, Cal and Cgs are the differential pair parasitics which have been discussed in
Section 3.1.4.
Furthermore, according with the analysis which has been presented in the previ-
ous Chapter, the input-referred EMI-induced offset voltage in an opamp circuit can
be expressed in terms of the RFI-induced offset in the differential current as
∆Voff =
∆ID
gm
where gm is the differential pair transconductance.
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On the basis of Eqn.(4.20) and of Eqn.(4.21), the RFI-induced differential current
offset in a complementary differential pair is expressed as
∆ID =
Vd,pkVcm,pk
2
[gp,n|Yn(jω)| cos(ϕcm,n + 6 Yn(jω))+ (4.23)
+gp,p|Yp(jω)| cos(ϕcm,p + 6 Yp(jω))] .
For topological reasons, using for the common mode voltage a sign convention
consistent with the proposed model for the RFI induced DC current shift
ϕcm,p = ϕcm,n + pi (4.24)
This expression can be derived on the basis of the small signal circuits of an
nMOS and of a pMOS differential pair which are shown in Fig. 4.20. In these
circuits the flow of the currents is consistent with the static nonlinear model given
in (3.10), i.e. the positive directions of the currents isn and isp are consistent with
the flow of the DC currents I0n and I0p.
From Fig. 4.20, it can be observed that an increase in vcm results in an increase
of isn while it results in a decrease of isp. For this reason, the second order analysis
which is proposed is suitable both to nMOS and pMOS differential pairs if the phase
convention of expression (4.24) is adopted for the common mode voltages of the two
pairs.
On the basis of (4.24), equation (4.24) can be written as
∆ID =
Vd,pkVcm,pk
2
[gp,n|Yn(jω)| cos (ϕcm,n + 6 Yn(jω))− (4.25)
−gp,p|Yp(jω)| cos (ϕcm,n + 6 Yp(jω))] .
From this expression a nonlinear compensation strategy will be derived in the fol-
lowing.
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Figure 4.20. Small-signal circuits of a nMOS and of a pMOS differential pair.
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4.4.4 Complementary Differential Pair Design
With reference to Eqn.(4.26), it can be noticed how the overall offset current is given
by the algebraic sum of two terms with opposite sign, which compensate each other
and in particular that if
gp,n|Yn(jω)| cos(ϕcm,n + 6 Yn(jω)) = gp,p|Yp(jω)| cos(ϕcm,n + 6 Yp(jω)), (4.26)
then
∆ID = 0.
This nonlinearity compensation mechanism makes complementary differential
pairs intrinsically more robust to RF interference than single differential pairs. This
higher immunity can be further enhanced by a proper sizing of the stage intended
to meet condition (4.26).
Condition (4.26), in particular, can be met for
gp,n = gp,p (4.27)
Yp(jω) = Yn(jω). (4.28)
Furthermore, conditions (4.27) and (4.28) can be met by proper design con-
strains, in particular condition (4.27) is met choosing
I0,n = I0,p (4.29)
and
βn = βp. (4.30)
The latter requires
W
L
∣∣
n
W
L
∣∣
p
=
µp
µn
If conditions (4.29) and (4.30) are met, condition (4.28) can be respected for all
frequencies if
CT,n = CT,p (4.31)
Cgs,n = Cgs,p. (4.32)
Conditions (4.31) and (4.32) can be respected adding shunt capacitors in or-
der to compensate the differences in the values of parasitics. For example [15] if
CT,p > CT,n, condition (4.31) can be met adding a shunt capacitor ∆CT,n to CT,n of
capacitance
∆CT,n = CT,p − CT,n.
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For a given layout, the values of parasitics required can be estimated from pro-
cess parameters either analytically or by computer simulation (back annotation).
Nonetheless, it can be observed that for high frequency CW RFI, the sensitivity of
the offset voltage shift to the value of these capacitances is very low.
In fact, for angular frequencies
ω À 2gm
(2Cgs + CT)
,
Y (jω), equation (3.9) can be simplified in the form
Y (jω) ' 2gm CT
2Cgs + CT
, (4.33)
and the relative sensitivity of ∆Voff to Cgs and to CT is given by
δ∆Voff
∆Voff
=
−2Cgs
2Cgs + CT
δCgs
Cgs
+
2Cgs
2Cgs + CT
δCT
CT
. (4.34)
For instance, assuming Cgs = 0.1CT, expression (4.34) gives
δ∆Voff
∆Voff
' −0.1δCgs
Cgs
+ 0.1
δCT
CT
. (4.35)
For this reason, differential pair nonlinear effects can be effectively compensated
even though conditions (4.31) and (4.32) are not exactly met and still a high im-
munity to RFI can be achieved even without adding any shunt capacitor to the
circuit.
4.4.5 A High Immunity Operational Amplifier
An operational amplifier based on the high immunity complementary differential
pair discussed above has been designed and simulated by ELDO [25], a SPICE-
like circuit simulator, using the models of the devices available in the smart power
BCD3s [35] technological process.
The proposed structure, which is shown in Fig.4.21 is a standard folded cascode
operational amplifier in which the input differential pair has been replaced by the
proposed complementary differential pair.
The immunity of this structure to RF interference superimposed onto the in-
put terminals has been verified performing time-domain computer simulations. In
particular, the RFI induced offset voltage of the new operational amplifier in the
voltage follower configuration has been compared with the RFI induced offset volt-
age of standard nMOS-input and pMOS-input folded cascode operational amplifiers
in the same feedback configuration and under identical test conditions.
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C
Vout
Vin
Figure 4.21. High Immunity Folded Cascode Opamp featuring a Complementary
Differential Pair input stage.
A plot of the simulated RFI induced DC offset voltage shift in these three struc-
tures (High Immunity Complementary Input, nMOS input, pMOS input) is reported
in Fig.4.22 as a function of the amplitude of a sinusoidal CW interference super-
imposed onto the input terminals. In this figure the marks represent simulation
results while the solid, dashed and dotted lines represent the prediction obtained by
Volterra series analysis.
In Fig. 4.22 it can be noted how effectively the proposed circuit shows particular
high immunity features. The residual RFI induced DC offset voltage shift can be
ascribed to higher order nonlinear effects neglected in the proposed model.
This model, in particular, is based on the assumption that each transistor is
working in the saturation region. If the peak amplitude of the RF interference
is high enough, the previous condition is no longer be respected and the offset
compensation proposed in this work is no longer effective. Nonetheless, it should
be noted that also in these conditions the behavior of the high immunity structure
proposed is better than conventional structures.
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4.4.6 Performance Comparison with Standard Design
From the analysis which has been presented above, it can be observed that the
complementary differential pair opamp which has been proposed above is intrinsi-
cally immune to EMI because of a distortion compensation mechanism. Its intrinsic
immunity does not depend, within the validity limits of the model which has been
considered, to the absolute values of design parameters and parasitics, therefore the
new structure provides a high immunity to EMI independently of other design trade-
offs. The design criteria which have been presented above, in fact, do not depend on
the absolute value of the design parameters (differential pair bias current and input
device aspect ratio) of the nMOS or of the pMOS differential pairs but only on their
ratio.
With reference to this structure, in particular, the immunity to RFI should not
be traded off with maximum amplification and/or transconductance performance.
Nonetheless, it should be noted that, with reference to the new structure, the DC
common mode input range is limited both superiorly and inferiorly, according with
the requirements of both the nMOS and the pMOS differential pairs. For this
reason, it should be noted that the new structure may suffer of limitations in terms
of maximum common mode input range.
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4.5 EMI-Aware Design of Analog Circuits
In this Chapter, the design of opamp circuit robust to EMI has been systematically
addressed, from the effect of the feedback network to the relationship between opamp
design parameters, opamp performance and susceptibility to EMI.
The results which have been derived above with reference to opamp-based circuits
can be employed in order to enhance the immunity to EMI of analog subsystems
which include operational amplifiers. In particular, on the basis of the approach
which has been proposed in this work, the susceptibility to EMI of bandgap voltage
reference circuits, linear voltage regulator circuits has been investigated. The results
of these investigations can be found in the papers [55] and [56].
Furthermore, the criteria and the topologies which have been proposed in this
work have been employed in order to enhance the immunity of analog subsystems.
According with the design criteria which have been presented in this work, for in-
stance, a Kujik bandgap circuit which operates from a 5V power supply, similar to
that which has been presented in the Introduction, has been designed. In Fig. 4.23
the output offset in the reference voltage of this new bandgap circuit is compared
with the RFI induced offset in an analogous standard circuit topology. From this
plot, the effectiveness of the EMI-aware design criteria which have been presented
in this work can be appreciated. In particular, it can be observed that the accuracy
of the circuit has been increased by over than two orders of magnitude and the RFI-
induced offset voltage is comparable with the nominal thermal drift of the bandgap
voltage reference circuits for RFI peak amplitudes up to 1.5V.
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Figure 4.23. RFI-induced offset in the reference voltage of a Kujik bandgap circuits
Vs. CW RFI (100MHz) peak amplitude. Dashed line: standard design, continuous
line: EMI-aware design.
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Chapter 5
Conclusion
In this work the design of analog integrated circuits robust to EMI has been ad-
dressed. To this purpose, different analysis techniques which highlight the impact
of design parameters and circuit parasitics in the susceptibility of analog integrated
circuits have been proposed and these techniques have been employed in order to
derive high immunity design criteria and also to develop new circuit topologies for
a given analog function with an intrinsic immunity to EMI.
The adverse effects of RFI on the operation of opamp-based analog circuits,
in particular, have been investigated and have been related to a high frequency
distortion mechanism in the input differential pair. This mechanism is excited by
the simultaneous presence of common mode and differential mode RFI superimposed
onto the opamp input voltages and it is related to the differential pair parasitic
capacitances and especially to the parasitic capacitance between the common-source
node and the AC reference voltage. Such a mechanism has been described both
qualitatively and quantitatively by two-input Volterra series analysis.
The prediction which have been obtained from the two-input Volterra model of
an opamp circuit subjected to EMI have been validated by comparison with exper-
imental test results. To this purpose, a folded cascode CMOS opamp connected in
the voltage follower configuration has been designed and integrated with reference to
the BCD3s smart power technology and on-wafer CW-RFI direct injection measure-
ments have been performed. With reference to this circuit topology, the predicted
and measured RFI-induced offset voltage are in close agreement within the validity
limits of Volterra series analysis.
Moreover, Volterra series analysis has been extended to the description of the
nonlinear effects which are induced by the presence of RFI superimposed onto the
opamp power supply voltage. Even in this case, the susceptibility of opamp circuits
has been related to the nonlinear operation of the input differential pair and it has
been described by three-input Volterra series analysis. The effect of RFI superim-
posed onto the power supply voltage, in particular, has been validated by comparison
147
5 – Conclusion
with on-wafer direct injection experimental results with reference to a folded cas-
code CMOS opamp connected in the voltage follower configuration. The measured
low-frequency intermodulation terms which are added to the opamp output voltage
when CW RFI at two different closely spaced frequencies is superimposed onto the
voltage follower input terminal and onto the opamp power supply voltage have been
compared with model predictions. A good agreement between theory and experi-
mental data has been achieved within the validity limits of Volterra series analysis.
Furthermore, the large-signal analysis technique, which has been proposed by
Fiori [20] in order overcome the limitations of Volterra series analysis in terms of
amplitude of CW RFI, has been revisited and completed. In particular, a closed-
form analytical expression for the RFI induced offset voltage in negative feedback
opamp circuits under large signal RFI excitation, which was not provided in [20], has
been derived thanks to an ad hoc model of the MOS transistor nonlinear operation.
Furthermore, thanks to a proper description of RFI propagation within an opamp
circuit, the high-frequency RFI assumption in [20] has been removed and a prediction
of the frequency dependence of the RFI induced offset voltage under large signal RFI
excitation has also been obtained. On the basis of this analysis a single, compact
and accurate expression for the RFI-induced offset voltage has been derived.
The predictions of the RFI induced offset voltage which are provided by this
models have been compared with on-chip direct injection measurements that have
been carried out on three different opamp circuit topologies (pMOS input Miller
Opamp, nMOS input Miller Opamp and nMOS input Folded Cascode opamp) con-
nected in the voltage follower configuration and integrated on silicon by the BCD3s
multipower technology process. In all the cases, model predictions have proved to
be in very close agreement with experimental results even in the case of large signal
RFI excitation.
The models which have been developed provide a quite accurate description of
the behavior of opamp circuits in the presence of RFI and, in particular, relate RFI-
induced distortion phenomena to design parameters and parasitic elements. Such an
insight in the nonlinear mechanisms which are responsible of RFI-induced failures
in analog integrated circuits has been translated into EMI-aware design criteria.
To this purpose, the effect of the feedback network on the susceptibility to EMI
in negative feedback opamp circuits has been firstly investigated. In particular, the
RFI propagation in different feedback opamp configurations has been discussed. On
the basis of this analysis inverting and non-inverting opamp topologies have been
compared and it has been pointed out that the voltage follower opamp circuit is a
worst case configuration in terms of susceptibility to EMI.
After the effect of the feedback network has been investigated, the intrinsic sus-
ceptibility to EMI of an opamp circuit has been addressed and it has been related
to opamp differential pair design parameters and parasitics. To this purpose, the
RFI induced offset voltage in an opamp circuit in the voltage follower configuration
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has been considered as an EMI susceptibility benchmark and the dependence of this
benchmark on differential pair design parameters (bias current and input devices
aspect ratios) and parasitic elements (gate to source and common source node to
AC ground parasitic capacitances) has been discussed on the basis of the large-signal
analytical expression of the RFI induced offset voltage which has been derived.
Moreover, on the basis of the relationship between RFI-induced offset voltage
and differential pair design parameters which has been obtained, the tradeoffs which
should be considered in the design of operational amplifiers in order to reduce their
susceptibility to EMI have been discussed. In particular, standard CMOS opamp
design criteria have been revisited on the basis of Eqn.(3.100) and the relation-
ship between opamp electrical characteristics (differential pair transconductance,
differential pair maximum voltage amplification, common-mode voltage input range,
static random offset voltage, slew rate, input-referred 1
f
and thermal noise, power
consumption, bandwidth and area occupancy) and susceptibility to RFI has been
highlighted.
Finally, in order to avoid the tradeoffs between opamp performance and immu-
nity to EMI which have been highlighted, a new opamp input stage topology which
is intrinsically immune to RFI has been developed on the basis of the insight in the
nonlinear effects which induce RFI distortion in opamp circuits. The proposed new
opamp input stage, which includes a complementary differential pair, i.e. a structure
which is made up by a nMOS differential pair and a pMOS differential pair, is based
on a compensation in nonlinear distortion induced by RFI in nMOS and in pMOS
differential pair in order to achieve immunity. The analysis tools which have been
previously derived, in particular, have been employed in order to enhance the in-
trinsic immunity of this structure to achieve a complete cancellation of RFI induced
distortion. A high-immunity complementary differential pair has been exploited in
the design of a folded cascode operational amplifier and the high immunity of this
opamp circuit has been verified by time-domain computer simulations.
The results which have been proposed in this work pave the way to the systematic
improvement of the immunity to EMI of a wide class of analog integrated circuits
by design. In particular, the tools which have been discussed in this work have
been already employed in the analysis of more complex analog circuits like bandgap
voltage references and linear voltage regulators and the results of this analysis, which
have been published in [55], [56], have brought to the design of a Kujik bandgap
circuit which is intrinsically immune to EMI.
Nonetheless, further research effort on the design of analog integrated circuits
robust to EMI is required. In particular, some classes of widely employed analog
circuits which cannot be reduced to the structure which has been considered in
this work require further investigation. Among these circuits, in particular, low-
frequency and RF oscillators, PLL circuits and switched capacitor filters should
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be considered. Furthermore, on the basis of the insight in the operation of single
analog cells, the investigation on the susceptibility to RFI should be extended to
data conversion systems as A/D and D/A converters, to power electronic systems
as switching power converters and also to digital gates. On the basis of the insight
which can be obtained by such an investigation, the same approach which has been
adopted in order to relate the electrical performance of a single cell to its susceptibil-
ity to EMI can be extended in order to relate the overall susceptibility of a complex
system to high-level performance or specifications.
Furthermore, the analysis of the coupling paths which may convey RFI to the in-
put terminals and/or to the power supply rails of analog integrated circuits deserves
particular attention. In particular, the effects of substrate coupling in complex mul-
tipower circuits and/or the effects of the IC traditional and advanced packaging
solutions in the coupling of external electromagnetic fields and/or in the intra-EMC
aspects should be investigated. On the basis of this analysis, the amplitude of
RFI superimposed onto IC nominal voltages can be expressed as a function of the
external incident fields and/or conducted emissions with reference to EMI suscepti-
bility compliance tests and in-field operation, in order to formulate proper chip-level
specifications which assure EMC compliance and reliable operation.
In conclusion, the intent which has aimed this research, which dealt with analog
circuit and, in particular, opamp-based circuits, should be pursued to its widest
extent in order to take EMC issues and tradeoffs to the very first, high level stages
of any IC and SoC design.
150
Bibliography
[1] L. E. Larson, “Silicon technology tradeoffs for radio-frequency/mixed-signal
Systems-on-a-Chip” in IEEE Trans. on Electr. Dev. Vol.50, Iss.3, pp. 683–699,
Mar. 2003.
[2] T. A. Claasen, “System on a chip: changing IC design today and in the future”
in IEEE Micro, Vol.23, Iss.3, pp. 20–26, May-June 2003.
[3] A. Matsuzawa, “RF-SoC-expectations and required conditions” in IEEE Trans.
on Microwave Theory and Techn., Vol.50, Iss.1, pp.245–253, Jan. 2002.
[4] B. Murari, F. Bertotti and G. A. Vignola Smart Power ICs, Springer,
Berlin, 1996.
[5] C. R. Paul, Introduction to Electromagnetic Compatibility, Wiley, New York,
1992.
[6] C. E. Larson and J. M. Roe, “A modified Ebers-Moll transistor model for RF-
interference analysis” in IEEE Trans. on Electr. Comp., vol. EMC-21, pp. 283–
290, Nov. 1979.
[7] R. E. Richardson, “Quiescent operating point shift in bipolar transistors with
AC excitation” in IEEE J. Solid-State Circuits, vol. SSC-14, pp. 1087–1094,
Dec. 1979.
[8] F. Fiori and V. Pozzolo, “Modified Gummel-Poon Model for Susceptibility Pre-
diction” in IEEE Trans. on Electr. Comp., vol. 42, n. 2, pp. 206–213, May 2000.
[9] J. J. Whalen, “EMI in microelectronics: an update”. in 5th Zurich Symp. on
EMC, Zurich, Switzerland, pp. 455-458, Mar. 1983.
[10] — “Integrated circuit electromagnetic susceptibility handbook”. Tech. Rep.
MDC E1929, McDonnell Douglas Astronautic Company, St. Louis, MO, 1978.
[11] J. G. Sketoe, “Integrated circuit electromagnetic immunity handbook”. Tech.
Rep. NASA/CR-2000-210017, Boeing Information, Space and Defense Systems,
Seattle, WA, 2000.
[12] S. Graffi, G. Masetti, and D. Golzio, “EMI-induced failures in integrated circuit
operational amplifiers”, in Microelectron. Reliab., vol. 32 n. 11, p. 1551–1557,
Nov. 1992.
[13] J. G. Tront, J. J. Whalen and C. E. Larson, “Computer aided analysis of RFI
effect in operational amplifiers”, in IEEE Trans. on Electr. Comp.vol. EMC-21,
151
Bibliography
pp. 297-306, Nov. 1979.
[14] G. K. C. Chen and J. J. Whalen “Macromodel prediction for EMI in bipolar
operational amplifiers” in IEEE Trans. Electr. Comp., vol. EMC-22, pp. 262-265,
Nov. 1980.
[15] S. Graffi, G. Masetti, and D. Golzio, “New macromodels and measurements for
the analysis of EMI effects in 741 opamp circuit”, in IEEE Trans. on Electr.
Comp., vol. EMC-21, p. 25–34,Feb. 1991.
[16] C. Turchetti, G. Masetti, “A macromodel for integrated all-MOS operational
amplifiers” in IEEE Journ. of Solid-State Circuits, Vol.18, n.4, pp. 389-394, Aug.
1983.
[17] G. Masetti, S. Graffi and D. Golzio “Failures Induced on analog integrated
circuits by conveyed electromagnetic interferences: a review.” in in Microelectron.
Reliab., Vol.36 n.7-8, pp. 955-972, Jun. 1996.
[18] N. Speciale, G. Setti “Failures Induced on Bipolar Operational Amplifiers from
Electromagnetic Interferences Conducted on the Power Supply Rails” in in IEEE
37th Annual Int. Reliability Physics Symp.,San Diego (CA) 1999, pp. 727-730.
[19] M. Badaroglu, S. Donnay; H. J. De Man, Y. A. Zinzius, G. G. E. Gielen,
W. Sansen, T. Fonden and T. Signell, “Modeling and experimental verification of
substrate noise generation in a 220-Kgates WLAN system-on-chip with multiple
supplies” in IEEE Journ. of Solid-State Circuits, Vol.38, Iss.7, pp. 1250–1260,
July 2003.
[20] F. Fiori, “A New Nonlinear Model of EMI-Induced Distortion Phenomena in
CMOS Operational Amplifiers” in IEEE Trans. on Electr. Comp., vol. 44 n. 4,
p. 335–345, Nov. 2002.
[21] S. A. Maas, Nonlinear Microwave Circuits, Artech House, Norwood, 1988.
[22] M. Hasler and J. Neirynck, Nonlinear Circuits, Artech House, Norwood, 1986.
[23] P. J. C. Rodrigues, Computer-aided Analysis of Nonlinear Microwave Circuits,
Artech House, 1998.
[24] B. Carnahan, Applied numerical methods, Wiley, New York, 1969.
[25] –, ELDO User’s Manual, 1997
[26] –, PSpice User’s Manual, 2002
[27] Y. Hattori, T. Kato, H. Hagashi, H. Tadano and H. Nagase “Harmonic Balance
Simulation of RF Injection Effects on Analog Circuits” in IEEE Trans. Electr.
Comp., vol. 40, pp. 120-126, May. 1998.
[28] V. Volterra, Theory of Functionals and of Integral and Integro-Differential
Equations, Dover, New York, 1959.
[29] Wilson J. Rugh, Nonlinear system theory: the Volterra-Wiener approach, Hop-
kins University press, London, 1981
[30] W. Sansen, “Distortion in Elementary Transistor Circuit”, in IEEE Trans. on
Circ. and Syst. - II Analog and Digital Signal Proc., vol. 46 n. 3, p. 315–325,
March 1999.
152
Bibliography
[31] P. Wambacq and W. Sansen, Distortion Analysis of Analog Integrated Circuits,
Kluwer, Norwell (MA), 1998.
[32] F. Fiori, P. S. Crovetti, “Nonlinear Effects of Radio-Frequency Interference in
Operational Amplifiers” in IEEE Trans. on Circ. and Syst. I: Fund. Theory and
Appl., vol. 49, pp. 367-372, Mar. 2002
[33] F. Fiori, P. S. Crovetti, V. Pozzolo, ”Prediction of RF interference in operational
amplifiers by a new analytical model” in IEEE Int. Symp. on Electr. Comp.,
EMC 2001, Montreal, Canada, Vol.2, pp. 1164-1168, Aug. 2001.
[34] F. Fiori and P. S. Crovetti, “Prediction of EMI Effects in Operational Amplifiers
by a Two-Input Volterra Series Model" in IEE Trans. on Circ., Syst. and Dev.,
vol. 150, n. 3, pp. 185-193, June 2003.
[35] — “BCD3s layout manual”, STMicroelectronics, August 1997.
[36] — “SUMMIT-10600 Probe Station User Manual”, Cascade Microtech, Oct.
1992.
[37] — “Microwave Probe Calibration Guide - Model 40A-GSG-150”, Picoprobe,
Sept. 1999.
[38] — “HP6624A System DC power supply User’s Guide”, Hewlett-Packard, June.
1993.
[39] — “HP4433B Signal Generator User Manual”, Hewlett-Packard, Oct. 2000.
[40] — “34401A Digital Multimeter User’s Guide”, Agilent Technologies, 1997.
[41] F. Fiori and P. S. Crovetti, “Demodulation of RFI in CMOS operational am-
plifiers” in IEICE Trans. on Electronics, vol. E86-C, pp. 2309-2319 n. 11, Nov.
2003
[42] — “8921A Spectrum Analyzer User’s Guide”
[43] M. T. Terrovitis, R. G. Meyer, “Intermodulation distortion in current commu-
tating CMOS mixers” in IEEE Journ. of Solid-State Circuits, Vol.35, Iss.10,
pp.1461-1473, Oct 2000.
[44] H. Ghadamabadi, J. J. Whalen, R. Coslick, C. Hung, T. Johnson, W. Sitzman,
J. Stevens, “Comparison of demodulation RFI in inverting operational amplifier
circuits of the same gain with different input and feedback resistor values” in
IEEE Int. Symp. on EMC 1990, Symp. Rec. 1990, pp. 145-152, Aug 1990.
[45] S. Graffi, G. Masetti and A. Piovaccari, “Criteria to reduce failures induced
from conveyed electromagnetic interferences on CMOS operational amplifiers”
in Microelectron. Reliab., vol. 37, n. 1, pp. 95-113, Jan. 1997.
[46] P. Mattei, S. Graffi, Zs. M. Kovacs, G. Masetti, “Design of integrated BiCMOS
operational amplifiers with low probability EMI-induced failures.” in Microelec-
tron. Reliab., vol. 35, n. 3, pp. 567-586, Jun. 1995.
[47] P. R. Gray, R. G. Mayer “MOS operational amplifier design - a tutorial
overview” in IEEE Journ. of Solid-State Circuits, Vol.17, n.6, pp. 969-982, Dec.
1982.
153
Bibliography
[48] Y. Tsividis, Operation and modeling of the MOS transistor, McGraw-Hill,
Boston, 1999.
[49] S. Franco, Design with operational amplifiers and analog integrated circuits,
McGraw-Hill, New York, 1988.
[50] N. H. E. Weste, K. Eshraghian, Principles of CMOS VLSI design, Addison-
Wesley, Reading, 1993.
[51] F. Fiori, P. S. Crovetti, “A New Complementary Differential Pair with High
Immunity Features” in 2002 Wroclaw Int. Symp. on EMC, Wroclaw (PL), pp.
389-392, Jun. 2002.
[52] F. Fiori, P. S. Crovetti, “Design of a CMOS Opamp Input Stage Immune to
EMI” in Int. Journ. of Electronics, vol. 90, n. 2, pp. 99-108, Feb. 2003.
[53] F. Fiori, P. S. Crovetti, “Complementary differential pair with high immunity
to RFI” in IEE Electronics Letters, vol. 38, n. 25, pp. 1663-1664, Dec. 2002.
[54] R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, J. H. Huijsing, “A compact
power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for
VLSI cell libraries” in IEEE Journ. of Solid-State Circuits, Vol.29, n.12, pp.
1505-1513, Dec 1994.
[55] F. Fiori, P. S. Crovetti, “Investigation on EMI effects in bandgap voltage refer-
ences” in EMCcompo2002, Toulouse, pp. 35-39, Nov. 2002.
[56] F.Fiori, P.S.Crovetti, “Linear Voltage Regulator Susceptibility to Conducted
EMI” in 2002 IEEE Int. Symp. on Ind. Electr. (ISIE 2002), L’Aquila, pp. 1398-
1403, July 2002.
154
